Sonics and CoWare Introduce Advanced Exploration Solution for Multiprocessor SoC Architectures
Customer-driven Integration of Sonics SMART Interconnects and CoWare Platform Architect Simplifies Interconnect Optimization in Context of Entire SoC
SAN FRANCISCO, Design Automation Conference--July 24, 2006--Sonics® Inc., the premier supplier of system-on-chip (SoC) SMART Interconnect™ solutions, and CoWare® Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, announce the availability of SystemC transaction-level models of the SonicsMX SMART Interconnect solution, MemMax memory scheduler and MemDDRC memory modeling solution, that operate seamlessly in CoWare's platform-driven ESL design environment. CoWare will also distribute a limited function version of SonicsStudio, a tool that enables developers to configure and generate specific SystemC TLM models for the SonicsMX, MemMax and MemDDRC products.
Combining the specifically-configured SystemC models with various other models from the CoWare Model Library and utilizing CoWare's performance measurement and analysis tools, SoC developers can now assemble, simulate, analyze and optimize an entire SoC platform within CoWare's Platform Architect. As SoC design has become more complex, the ability to model an entire platform using a SystemC-based methodology is a critical capability for SoC developers to iterate designs faster and more cost effectively and achieve aggressive SoC functionality, cost, and time-to-market goals.
“The seamless integration of Sonics SystemC models with CoWare's modeling tools accelerates the development of SoC designs based on SMART Interconnect solutions,” said Grant Piece, president and CEO, Sonics Inc.
“The integration of Sonics' SMART Interconnect solutions into our ESL design environment was an easy decision for us,” said Alan Naumann, president and CEO, CoWare. “Many of our customers are also Sonics customers, so the integration of our two solutions makes perfect sense. And, we continue to encounter a growing number of opportunities.”
Sonics and CoWare have produced solutions that are compatible with OCP-IP and OSCI standards and, therefore, are very scalable. Also, both companies have been active in promoting standards-based SystemC modeling. CoWare's SystemC Modeling Library (SCML) enables users to efficiently write SystemC peripherals that can be re-used in SonicsMX-based designs.
Availability
Sonics SystemC transaction-level SMX SMART Interconnect model and MemMaxC and MemDDRC models are available from CoWare as part of the CoWare Model Library. For pricing and more information, contact the CoWare sales office nearest you.
About Sonics
Sonics, Inc. is the premier supplier of SMART InterconnectTM solutions that deliver high SoC design predictability and increased design efficiency. Major semiconductor and systems companies including Broadcom, Samsung, Texas Instruments and Toshiba have applied Sonics' SMART Interconnects solutions in leading products in the wireless, digital multimedia and communications markets. Sonics is a privately-held company funded by Cadence Design Systems, Toshiba Corporation, Samsung Ventures, and venture capital firms Investar Capital, Smart Technology Ventures, TL Ventures, Easton Hunt Capital, JAFCO Ventures, and H&Q Asia-Pacific. For more information, see www.sonicsinc.com.
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
|
Related News
- NetSpeed and Synopsys Collaborate to Enable Early Architectural Exploration of Advanced ADAS and Datacenter SoCs
- Sonics and AlphaChips Collaborate to Develop Advanced SoC Design Platforms
- SatixFy Integrates IP Cores for Advanced Satellite Modem SoC Using Sonics On-Chip Networks
- Sonics and CoWare Expand Strategic Partnership to Accelerate Industry-wide SystemC Platform SoC Transformation
- Sonics and White Eagle Collabration Yields Advanced "Off-The-Shelf" SOC Prototyping Platform That Reduces SOC Verification Time
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |