USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Altera Ships Industry's Highest Density FPGA With Embedded Transceivers
EP2SGX130 Device Enables Designers to Configure Multiple Protocols on a Single Device
San Jose, Calif., July 17, 2006—Altera Corporation (NASDAQ: ALTR) today announced that it has begun shipping the Stratix® II GX family’s EP2SGX130 device, the industry’s largest FPGA with embedded transceivers. The EP2SGX130 features more than 132,000 equivalent logic elements (LEs), giving designers ample logic resources to implement multiple protocols or highly complex intellectual property (IP). This enables designers to address multiple markets and customer requirements cost-effectively with a single device. In addition, 20 fully functional multigigabit transceivers in the EP2SGX130 device make it ideal for PCI Express bridging and multiple-port line card applications.
“Stratix II GX devices are the only FPGAs with transceivers that provide excellent jitter performance and the lowest power consumption all the way to 6.375 Gbps,” said David Greenfield, Altera’s senior director of marketing for high-end FPGAs. “A great benefit of the EP2SGX130 density and channel count is that multiple protocols easily fit on a single device, providing a new level of design flexibility.”
Where board space and power are primary considerations for device selection, the Stratix II GX FPGA family offers 20 channels of the industry’s lowest power transceivers, with 6.5 watts less power dissipation at 6.375 Gbps than the nearest competitor. The Stratix II GX FPGA transceivers’ optimized signal integrity has been demonstrated for boards and backplanes using FR-4 materials at over 1.25 meters length, thus lowering OEM system costs and improving manufacturing yields. These low-power transceivers also lower cost by reducing cooling system complexity and associated equipment maintenance expenses.
Altera is the only FPGA vendor that designs its high-density devices with redundant circuitry to ensure high yields and, in turn, readily available parts. The EP2SGX130 device, also available in RoHS-compliant packaging, is the second member of the Stratix II GX FPGA family to begin shipping to customers. The entire portfolio of Stratix II GX FPGAs is on track to complete its rollout this year, with a complete ecosystem of multiprotocol IP, design materials, evaluation boards and EDA tools available on Altera’s website at www.altera.com/stratix2gx.
About AlteraAltera's programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Ships Industry's Highest Density Transceiver FPGAs
- Altera Ships Industry's Highest Density FPGA Featuring 340K Logic Elements
- Altera Ships Highest Density, Highest System-Bandwidth FPGA Targeting 40G/100G Applications
- Altera Announces DSP Development Kit With Industry's Highest-Density FPGA
- Xilinx Ships Virtex-4 LX200: World's Highest Density FPGA
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |