Poseidon Announces 'Standards Based' Support for Triton Tuner Simulation Platform
For software and un-partitioned code, the Triton Tuner environment accepts descriptions written in ANSI C, the most popular programming language in the industry and for hardware architecture and implementation, SystemC models are used. These models communicate using the SystemC Transaction Level Modeling (TLM) standard. The architecture is initially defined using SPIRIT IP-XACT meta data which allows architectures to be created and configured quickly. Triton's integration with Mentor Graphics' Platform Express will be demonstrated in the SPIRIT session on Monday evening, July 24th. In addition, Poseidon will be showing in our booth, 3355, our integration with Novas Debussy, the only simulation debug tool capable of supporting the designer from ESL, through RTL and onto actual silicon. Poseidon is committed to creating the most flexible and usable simulation environment in the industry and believes that it is critical to embrace a standards based approach. This enables the Triton Tuner environment to interface to a wide range of tools in the industry and become a core part of a complete flow.
Poseidon's Triton tool suite is comprised of two tools, Tuner and Builder, which provides the designer with the ability to fully develop an efficient processor-based architecture. Poseidon's Tuner tool offers hardware and software architects an easy to use SystemC simulation environment to quickly analyze and optimize complex software, architectures and systems. With the Builder Tool, time critical algorithms can also be partitioned and migrated from software into dedicated hardware solutions with an efficient hardware accelerator. Through hardware acceleration significant increases in performance can be obtained along with reductions in power, die size and development time. With Poseidon Triton tools designers can tradeoff Performance, power and cost. These tools support ARM, PowerPC, MicroBlaze and Nios II architectures on ASIC and FPGA platforms. The solutions are optimized for video, VoIP, audio, imaging, wireless, networking, and security devices.
About Poseidon Design Systems
Poseidon is an Electronic Design Automation and Service company with offices in Atlanta, GA, San Jose, CA, and Bangalore, India. Founded in July 2002, Poseidon provides products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
|
Related News
- Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip's RISC-V SweRV CORE Support Package Pro
- X-FAB Adopts Cadence EMX Solver's Electromagnetic Simulation Technology to Support Innovative RF Designs Targeted at Communication and Automotive Markets
- SiPearl passes a key milestone for Rhea's launch by moving into an accelerated simulation phase with Siemens' Veloce platform
- Flex Logix Announces EFLX eFPGA And nnMAX AI Inference IP Model Support For The Veloce Strato Emulation Platform From Mentor
- Avery Design Partners with Marquee Semiconductor to Provide Sales, Support in India, and Deepens its Relationship to Prime Marquee's SoC Solution Platform
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |