English
ESL panelists call for TLM standards
Richard Goering, EE Times
(07/26/2006 1:27 AM EDT)
SAN FRANCISCO, Calif. — Electronic system level (ESL) design is making considerable progress, but standards that will help make SystemC transaction-level models (TLMs) interoperable are desperately needed, according to panelists at Summit Design Automation's ESL Symposium at the Design Automation Conference here Tuesday. And with a newly-released standards roadmap from Open SystemC International (OSCI), they may get their wish.
Although SystemC establishes a language standard, users are having difficulty integrating SystemC TLMs from outside their companies into their design flows. The OSCI TLM 1.0 standard defines a set of APIs for transaction-level communications, but does not define the content of the transactions. That's a task left for the TLM 2.0 standard that's now under development.
(07/26/2006 1:27 AM EDT)
SAN FRANCISCO, Calif. — Electronic system level (ESL) design is making considerable progress, but standards that will help make SystemC transaction-level models (TLMs) interoperable are desperately needed, according to panelists at Summit Design Automation's ESL Symposium at the Design Automation Conference here Tuesday. And with a newly-released standards roadmap from Open SystemC International (OSCI), they may get their wish.
Although SystemC establishes a language standard, users are having difficulty integrating SystemC TLMs from outside their companies into their design flows. The OSCI TLM 1.0 standard defines a set of APIs for transaction-level communications, but does not define the content of the transactions. That's a task left for the TLM 2.0 standard that's now under development.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- DAC panelists call for IP reuse standards
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- ESL needs more work, panelists say
- Standards panel outlines ESL progress
- JEDEC® Adds to Suite of Standards Supporting Compute Express Link® (CXL®) Memory Technology with Publication of Two New Documents
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards