English
Cadence links with China designer for IP consulting
Cai Yan, EE Times
(08/09/2006 9:41 AM EDT)
SHANGHAI, China — An IP design center here and Cadence Design Systems Inc. are joining forces to offer IP design-in consultation services for small- and mid-sized chip companies in the Yangtze Delta area.
As part of a deal to buy Cadence tools, Cadence will assign engineers to assist designers at the Shanghai Silicon Intellectual Property Exchange on IP evaluation, validation and SoC design methodologies. The hope is that they can foster an environment where IP is safeguarded and made more affordable for designers to use.
The joint effort will be called the SSIPEX-Cadence IP Research Center. "Our goal is to establish an advanced mixed-signal IP core base and a complete system of IP design, validation and service," a SSIPEX spokesperson said.
(08/09/2006 9:41 AM EDT)
SHANGHAI, China — An IP design center here and Cadence Design Systems Inc. are joining forces to offer IP design-in consultation services for small- and mid-sized chip companies in the Yangtze Delta area.
As part of a deal to buy Cadence tools, Cadence will assign engineers to assist designers at the Shanghai Silicon Intellectual Property Exchange on IP evaluation, validation and SoC design methodologies. The hope is that they can foster an environment where IP is safeguarded and made more affordable for designers to use.
The joint effort will be called the SSIPEX-Cadence IP Research Center. "Our goal is to establish an advanced mixed-signal IP core base and a complete system of IP design, validation and service," a SSIPEX spokesperson said.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- DB GlobalChip Deploys Cadence's Spectre FX and AMS Designer, Accelerating IP Verification by 2X
- Cadence Introduces EMX Designer, Delivering More Than 10X Increased Performance for On-Chip Passive Component Synthesis
- Faraday Reduces Packaging Design Time by 60 Percent Using Cadence OrbitIO Interconnect Designer and SiP Layout
- Cadence TSMC (China Only)
- Cadence Collaborates with Imagination Technologies to Significantly Improve Designer Productivity on PowerVR Graphics Cores Using Genus Synthesis Solution
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models