English
Cadence links with China designer for IP consulting
Cai Yan, EE Times
(08/09/2006 9:41 AM EDT)
SHANGHAI, China — An IP design center here and Cadence Design Systems Inc. are joining forces to offer IP design-in consultation services for small- and mid-sized chip companies in the Yangtze Delta area.
As part of a deal to buy Cadence tools, Cadence will assign engineers to assist designers at the Shanghai Silicon Intellectual Property Exchange on IP evaluation, validation and SoC design methodologies. The hope is that they can foster an environment where IP is safeguarded and made more affordable for designers to use.
The joint effort will be called the SSIPEX-Cadence IP Research Center. "Our goal is to establish an advanced mixed-signal IP core base and a complete system of IP design, validation and service," a SSIPEX spokesperson said.
(08/09/2006 9:41 AM EDT)
SHANGHAI, China — An IP design center here and Cadence Design Systems Inc. are joining forces to offer IP design-in consultation services for small- and mid-sized chip companies in the Yangtze Delta area.
As part of a deal to buy Cadence tools, Cadence will assign engineers to assist designers at the Shanghai Silicon Intellectual Property Exchange on IP evaluation, validation and SoC design methodologies. The hope is that they can foster an environment where IP is safeguarded and made more affordable for designers to use.
The joint effort will be called the SSIPEX-Cadence IP Research Center. "Our goal is to establish an advanced mixed-signal IP core base and a complete system of IP design, validation and service," a SSIPEX spokesperson said.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- DB GlobalChip Deploys Cadence's Spectre FX and AMS Designer, Accelerating IP Verification by 2X
- Cadence Introduces EMX Designer, Delivering More Than 10X Increased Performance for On-Chip Passive Component Synthesis
- Faraday Reduces Packaging Design Time by 60 Percent Using Cadence OrbitIO Interconnect Designer and SiP Layout
- Cadence TSMC (China Only)
- Cadence Collaborates with Imagination Technologies to Significantly Improve Designer Productivity on PowerVR Graphics Cores Using Genus Synthesis Solution
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards