English
Cadence links with China designer for IP consulting
Cai Yan, EE Times
(08/09/2006 9:41 AM EDT)
SHANGHAI, China — An IP design center here and Cadence Design Systems Inc. are joining forces to offer IP design-in consultation services for small- and mid-sized chip companies in the Yangtze Delta area.
As part of a deal to buy Cadence tools, Cadence will assign engineers to assist designers at the Shanghai Silicon Intellectual Property Exchange on IP evaluation, validation and SoC design methodologies. The hope is that they can foster an environment where IP is safeguarded and made more affordable for designers to use.
The joint effort will be called the SSIPEX-Cadence IP Research Center. "Our goal is to establish an advanced mixed-signal IP core base and a complete system of IP design, validation and service," a SSIPEX spokesperson said.
(08/09/2006 9:41 AM EDT)
SHANGHAI, China — An IP design center here and Cadence Design Systems Inc. are joining forces to offer IP design-in consultation services for small- and mid-sized chip companies in the Yangtze Delta area.
As part of a deal to buy Cadence tools, Cadence will assign engineers to assist designers at the Shanghai Silicon Intellectual Property Exchange on IP evaluation, validation and SoC design methodologies. The hope is that they can foster an environment where IP is safeguarded and made more affordable for designers to use.
The joint effort will be called the SSIPEX-Cadence IP Research Center. "Our goal is to establish an advanced mixed-signal IP core base and a complete system of IP design, validation and service," a SSIPEX spokesperson said.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- DB GlobalChip Deploys Cadence's Spectre FX and AMS Designer, Accelerating IP Verification by 2X
- Cadence Introduces EMX Designer, Delivering More Than 10X Increased Performance for On-Chip Passive Component Synthesis
- Faraday Reduces Packaging Design Time by 60 Percent Using Cadence OrbitIO Interconnect Designer and SiP Layout
- Cadence TSMC (China Only)
- Cadence Collaborates with Imagination Technologies to Significantly Improve Designer Productivity on PowerVR Graphics Cores Using Genus Synthesis Solution
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X