ARM Introduces ARM922T[tm] Core
ARM Introduces ARM922T[tm] Core
CAMBRIDGE, UK - July 26, 2000 -- ARM [(LSE:ARM); (Nasdaq:ARMHY), the industry's leading provider of 16/32-bit embedded RISC processor solutions, today introduced the ARM922T[tm] core, a new member of the ARM9[tm] Thumb® family of microprocessor cores.
The ARM922T core offers designers a high-performance architecture for price & power sensitive portable applications running MP3 audio, Java, Voice recognition and MPEG-4 video. The ARM922T solution is a 32-bit microprocessor macrocell that combines the ARM9TDMI[tm] CPU core with 8k instruction and 8k data caches, instruction and data Memory Management Units (MMUs), a write buffer, an AMBA[tm] bus interface and an Embedded Trace Macrocell (ETM) interface. The core targets applications that require an optimal mix of performance and power, and provides an ideal solution for applications running industry-proven operating systems such as EPOC, Linux and WindowsCE.
The ARM922T core is backward compatible with the ARM7[tm] Thumb® and StrongARM® families, and upward compatible to the ARM9E[tm] Thumb and ARM10[tm] Thumb family, giving designers software-compatible processors with a range of price/performance points up to 500 MIPS. The core is supported by ARM's development tools and real-time debug solution, and the Multi-ICE[tm] debug interface.
The ARM922T core will be licensed as an intellectual property (IP) core for implementation within an application specific integrated circuit (ASIC) or application specific standard product (ASSP) design.
About ARM
Related News
- ARM Introduces Trace Debug Tools for ARM Developer Suite[tm]
- ARM Optimizes PacketVideo Wireless Software for ARM Powered[tm] Cores
- Ericsson Licenses ARM ® Microprocessor Cores for Bluetooth[tm] and Fast Internet Access
- ARM Announces improved Tools Support for ARM Powered[tm] solutions
- Parthus Licenses NavStream[tm] Platform to ARM Enabling GPS Integration into Next Generation Mobile Phones and Automotive
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |