Altera, Sarance Technologies and Cortina Systems Join Forces on First Interlaken Protocol IP Core for FPGAs
Targets High-Speed Networking and Storage Equipment, Demonstrates Stratix II GX FPGA Capability in 6.375-Gbps Applications
SAN JOSE, Calif., SUNNYVALE, Calif., and OTTAWA -- Aug. 14, 2006 -- Altera Corporation, design services provider Sarance Technologies and communications semiconductor specialist Cortina Systems today announced the availability of the industry's first FPGA- based Interlaken intellectual property core to speed design of network systems applying the Interlaken protocol.
The Interlaken protocol IP core, created by Sarance Technologies, lets communication and storage network equipment developers apply the new interconnect specification using Altera® Stratix® II GX FPGAs. Together, the IP and FPGAs enable more cost-effective solutions for 10-, 20-, and 40- Gbps interconnect designs in next-generation network switches, routers and storage equipment.
"Our IP is a complete solution that enables customers to rapidly deploy Interlaken-compliant technology in high-performance applications using Altera's Stratix II GX FPGAs," said Farhad Shafai, vice president, R&D at Sarance Technologies. "The IP provides all of the robustness and scalability of Interlaken using a minimum amount of FPGA resources. The core is comparable in size to existing Service Packet Interface Level 4 (SPI-4.2) solutions for 10 Gbps applications. By applying this Interlaken-compliant core on programmable logic devices, developers can immediately begin new designs incorporating this protocol specification."
The Interlaken protocol is a royalty-free specification jointly developed by Cortina Systems and Cisco Systems for makers of high-performance network components and equipment. The specification builds upon the logical structure of SPI-4.2 interface technology, now widely used in networking equipment. It preserves the capabilities of SPI-4.2 with multiple logical channels and back- pressure information, while eliminating its bandwidth ceiling and curtailing associated pin-count cost. Interlaken's 90 percent chip-to-chip signal trace improvement increases performance and reduces both board and chip design costs.
"The Interlaken protocol eliminates the cost and performance barriers of existing interconnect standards by taking advantage of high-speed, multi- channel serial interconnect technology to enable the highest density networking equipment," said Zino Chair, vice president of marketing at Cortina Systems. "Altera FPGAs, with their outstanding multi-gigabit transceiver technology, provide an exceptional platform for realizing the potential of the protocol."
Interlaken allows greater integration in network system designs by providing a framework for channelized packet interfaces built upon a flexible and highly efficient serialization/de-serialization (SERDES) physical layer. Using the latest 6.375-Gbps SERDES technology enables interface designs that scale from 10 to 100 Gbps and beyond.
"This partnership results in IP enabling communications systems designers to cost-effectively support chip-to-chip communication above 10 Gbps," said John Sakamoto, senior business unit director at Altera. "Our Stratix II GX SERDES supports speeds from 622 Mbps to 6.375 Gbps and provides flexible bonding options that maximize the advantages of the Interlaken protocol."
Price and Availability
Interlaken cores for the Stratix II GX FPGAs are available from Sarance Technologies now for 10-Gbps and 24-Gbps data rates. A 40-Gbps core will be available by the end of Q3'06. For information on other configurations and pricing, go to Sarance Technologies at http://www.sarance.com/interlaken .
About Sarance
Sarance Technologies is an intellectual property development firm based in Ottawa, Ontario, Canada. Sarance offers a portfolio of ASIC and FPGA silicon IP cores targeted at vendors developing data communication solutions.
About Cortina
Cortina Systems is driving the evolution of multi-service carrier and enterprise networks with advanced analog and digital communications ICs. Founded in 2001, Cortina is funded by Morgenthaler Venture Capital, El Dorado Ventures, Kodiak Venture Partners, INVESCO Private Capital, Redpoint Ventures, Canaan Partners and JAFCO, and is based in Sunnyvale, Calif.
About Altera
Altera's programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Sarance Technologies Delivers Interlaken Protocol IP Core for Xilinx Virtex-5 FPGAs
- Altera's Stratix IV FPGAs Pass Interlaken Interoperability Test
- HiSilicon Licenses Sarance Interlaken Protocol IP
- EtherCAT Real-Time Protocol IP Support Now Available on Altera's Low-Cost Cyclone III FPGAs
- Altera and MorethanIP Deliver First IEEE 1588 Protocol Solution for FPGAs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |