5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
Digital Blocks Delivers the DB1800 NTSC / PAL / SECAM Video Sync Separator IP Core
GLEN ROCK, New Jersey, August 16, 2006 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for embedded processor and video system designers, today announces the DB1800 NTSC/PAL/SECAM Video Sync Separator IP Core. The DB1800 is an all digital design for standard definition NTSC/PAL/SECAM VLSI video decoder applications. The DB1800 accepts a NTSC/PAL/SECAM composite video signal, auto-detects the standard, and outputs the horizontal sync, vertical sync, chroma burst blanking, and field 1 or 2 (odd or even) detection. In addition, the DB1800 provides a display enable signal, which indicates which video lines and which segment of a video line contain active video.
Price and Availability
The DB1800 is available immediately in synthesizable Verilog, along with synthesis scripts, a simulation test suite, datasheet, and user manual. For further information, product evaluation, or pricing, please go to Digital Blocks at http://www.digitalblocks.com
About Digital Blocks
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1-208-379-1012; On the Web at www.digitalblocks.com
|
Digital Blocks Hot IP
Related News
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.
- Digital Blocks Announces 2nd Gen Audio/Video & Data Hardware Protocol Stacks Supporting MPEG2 Transport Stream (TS), RTP, and UDP/IP Protocols
- Digital Blocks Expands Video Signal & Image Processing IP Core Family
- Actel's CorefIR v4.0 Delivers Configurable Digital Filter Generation for Rtax-DSP with On-Chip Math Blocks
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |