MIPS Technologies To Investigate Historical Stock Option Practices
MOUNTAIN VIEW, Calif., August 30, 2006 - MIPS Technologies, Inc. (NASDAQ: MIPS), announced today that following a company initiated voluntary review of historical stock-based compensation practices and related potential accounting impact, its board of directors has formed a special committee, consisting of independent directors, to review the Company’s historical option grant practices and the Company’s accounting for its option grants. The committee is retaining independent outside legal counsel to assist it in its review.
MIPS’ annual report on Form 10-K for its fiscal year ended June 30, 2006 is due to be filed with the Securities and Exchange Commission on or before September 13, 2006. While the committee is working to complete its review as quickly as possible, MIPS believes it is likely that the process will not be completed in a manner that will allow the annual report on Form 10-K to be filed by that date.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers, and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, California and can be reached at (650) 567-5000 or www.mips.com.
|
Related News
- Rambus Provides Update Regarding Independent Review of Past Stock Option Practices
- MIPS Technologies Reports Third Quarter Fiscal 2007 Revenue; Update on Stock Option Investigation
- MIPS Technologies Reports Second Quarter Fiscal 2007 Revenue and Stock Option Investigation Update
- Rambus Announces Audit Committee Investigation of Historical Option Granting Practices
- Altera To Review Historical Option Practices
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |