MemCon San Jose 2006 to Feature Windows Vista Symposium
"The half-day symposium at MemCon San Jose 2006 is an ideal way for us to reach those in the system designer community who are eager to learn about Windows Vista first hand," said James Borden, Hardware Evangelist, Storage Group, Microsoft Corporation. "Flash-based technologies, such as Windows ReadyBoost and Windows ReadyDrive enhance a Windows Vista user's experience, so we are delighted to participate in an established industry event that helps to demonstrate how best to work with these technologies."
"Windows Vista is more than the next iteration of an operating system," said Tom Trill, Vista Project Director, Samsung Semiconductor, Inc. "It represents the best way to substantively improve the user PC experience combined with a few minor, yet important upgrades of which memory is the most critical."
The symposium will be comprised of eight presentations that provide MemCon 2006 San Jose attendees with an in-depth preview of the Windows Vista operating system, of new memory technology that will enhance its performance and of technical aspects of designing with memory in the Windows Vista environment. A panel providing a detailed look at flash memory and Windows Vista will round out the symposium.Presentations will include:
- The New World of Memory
- Windows Vista: Embarking Upon a New Vision
- The Role of Flash in Windows Performance Acceleration
- Windows Vista's Visual Future: Graphics and Media in Microsoft's Next OS
- The PC Demystified: Memory and the Windows Experience Index
- Flash Solutions for the PC
The symposium will be held from 1-5:30 pm, Tuesday, September 12 in Hall A-1 of the Santa Clara Convention Center located in Santa Clara, California. Market analyst Lane Mason will open the conference and symposium. Attendance is free for industry professionals. Agenda and registration information is available online at: www.memcon.com.
About Denali MemCon
Denali MemCon is the premier industry event addressing the business, technology, and system design strategies for semiconductor memory and storage. The MemCon event is held annually in San Jose and Tokyo and has been expanded to other cities including Austin, Boston, Munich, and Shanghai. MemCon is produced by Denali Software, and sponsored by leading companies in the semiconductor memory and storage industries. These events feature exclusive presentations from industry experts on topics ranging from memory device technology, product roadmaps, market outlooks, to design techniques and silicon implementation strategies for memory storage systems. To register to attend, visit: www.memcon.com.
About Denali Software, Inc.
Denali Software Inc. is a world-leading provider of electronic design automation (EDA) and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND and DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.
|
Related News
- Analog Bits to Demonstrate Half-Power SERDES at TSMC's San Jose Technology Symposium
- Altera to Feature High-Performance Memory Interface and PCI Express Solutions at Denali MemCon 2006
- Andes Technology Announces the Annual ANDES RISC-V CON on June 11th at the DoubleTree San Jose Hotel
- Andes Technology Unveils the Annual Andes RISC-V CON, Scheduled for June 27th at the San Jose Airport DoubleTree Hotel
- Andes Technology Announces Return of the Annual RISC-V CON on October 18th in the San Jose Airport DoubleTree Hotel
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |