Mosaid, ADI optimize embedded DRAM macrocell for DSP
Mosaid, ADI optimize embedded DRAM macrocell for DSP
By EBN Staff, EBN
July 20, 2000 (4:11 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000720S0031
Analog Devices Inc. and Mosaid Technologies Inc. today announced they have completed a fast-access embedded DRAM macrocell for use in semiconductor design. The jointly developed macrocell will enable more than 10 times more memory to be integrated with ADI's digital signal processors. The companies said pplications such as wireless and broadband communications will benefit from reducing the number of chips in the system, which in turn reduces system power consumption and size. Software requirements are driving the need for new levels of memory integration. While DRAM has long-offered density advantages, it previously lacked the performance required for real-time signal processing. This technology enables high performance solutions to be developed for DSP applications. "ADI had critical requirements for their industry-leading DSP solutions, and the Mosaid design team responded by developing a completely new macrocell architecture," said Dan M athers, senior vice president and general manager of Mosaid Semiconductor. "We were able to create a unique product that offers two significant advantages. One, by using embedded DRAM, we eliminate the die-size issues that are a concern with SRAM; and two, our chip architecture offers increased random access cycle speed over current DRAM-based technology." ADI chose Mosaid because of its ability to solve the challenge of getting embedded DRAM on high performance DSPs, said Bob Conrad, vice president of Analog Devices' DSP Division. "The next frontier of DSP applications will require SRAM performance with DRAM density. The Mosaid macrocell boasts an SRAM-like interface, which allows us to easily implement the product with our DSP products and use this improved performance without extended design-in or redesign time."
Related News
- MOSAID Develops High-Speed Embedded DRAM Macrocell with Lead Customer
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- DSP Concepts and Analog Devices Collaborate on Solution for Rapid Design of In-Vehicle Audio Entertainment Systems
- Allegro DVT Partners with SiMa.ai to Optimize Power Efficiency for Embedded Edge Applications
- Arteris Collaborates with SiMa.ai to Optimize ML Implementation With Efficient Topology Interconnect IP for the Embedded Edge
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |