Intelop announces industry's first customizable TCP-Offload Engine at 2-Gpbs with integrated Ethernet MAC Silicon IP for SOC, ASIC and FPGA customers in Network equipment, Network Security, Telecom, SAN/NAS markets
- Customers will be able to customize this TOE engine by adding differentiable features and integrate this synthesizable core in the design of SOCs/ASICs/FPGAs to develop enhanced differentiable products.
- Integrated TOE+2G bit Ethernet MAC silicon IP with security features provides enhanced functionality in Layer-2-7 Switches/Routers, IPS/IDS appliances and Network Security appliances. Advanced architecture with built in scalability allows customers to target it to many silicon libraries from 0.18 um-0.090 nm ASIC, SOC or FPGA without compromising performance/ functionality.
“Because of its advanced scalable architecture, it can be customized to implement differentiated features and performance requirements to meet customer’s specifications e.g. choice of PHY interface - XGMII or Serial, scalable packet FIFO size, scalable size of Session Management table, Session Parameters, Flags/protocol processing, scalable size of direct store Packet memories, integrated DDR/SSRAM controllers and many other features,” said Kelly Masood, President of Intelop.
The IP core can be used in the appliances ranging from high-end Network Intrusion Detection/Prevention, Network Security, Content Protection/Security, Network Switches appliances and Routers to low-cost Layer-2/3 switching/routing equipment.
“We utilized our expertise in designing highly successful and advanced technology Multi-Giga bit Enterprise-class IDS/IPS, Network Security appliances employing SOCs also designed by intelop in defining the architecture of this TOE engine,” said Kelly Masood. This and other IP components are central to many new SOCs/ASICs/FPGAs targeting Networking, Network Security and Storage markets. Intelop also integrated many of these IPs with other standard blocks in SOCs and developed necessary software as total turn key solutions.
“We are excited about this new crown jewel and the ability to develop value-added networking silicon and total solutions for our customers.” said Kevin Moore of Intelop.
Intelop Corporation is a custom IP developer, SoC/ASIC integrator and engineering services provider for Networking, Network Security, storage and embedded systems. The company’s silicon-proven semiconductor IP with comprehensive hardware and software experience has helped build several complete solutions. Visit: http://www.intelop.com/
|
Related News
- Intelop delivers their second generation TCP-Offload Engine SoC IP with integrated G-bit Ethernet MAC and AMBA host bus interface SOC-FPGA to a strategic European OEM customer in Network Security systems and Telecom markets
- Intelop announces major enhancements to their TCP-Offload Engine SoC IP that also has integrated GEMAC, ARP module and AMBA 2.0 bus and PCIe interface running at 2-Gbps capable of managing thousands of simultaneous TCP sessions
- Intelop announces major enhancements to their TCP-Offload Engine SoC IP that has integrated GEMAC, ARP module and AMBA 2.0 bus and PCIe interface running at 2-Gbps also is capable of managing thousands of simultaneous TCP sessions in realtime
- Intelop announces TCP-Offload Engine SoC IP with integrated GEMAC, ARP module and AMBA 2.0 bus interface running at 2-Gbps capable of managing thousands of simultaneous TCP sessions
- Intelop announces a new Development platform based on Xilinx V5 FPGA for their TCP-Offload Engine SoC IP for customers to easily develop networking applications
Breaking News
- Vertex Growth commits €10M in Dolphin Semiconductor
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
- Doteck Integrates intoPIX JPEG XS for High-Performance ST 2110 8K & 4K Encoding
- Gartner Says Worldwide Semiconductor Revenue Grew 21% in 2024
- eDP/DP 1.4 Tx PHY & Controller IP Cores Now Available to Meet Rising Demand for High-Performance Display Solutions with Next-Gen Visual Connectivity
Most Popular
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |