Will offshoring move U.S. chip industry to 'designless' model?
09/11/2006 8:00 AM EST
SUNNYVALE, Calif. — The offshoring of U.S. chip design jobs, a growing concern among American engineers, is beginning to show up on the agendas of technical conferences.
A panel at next week's IEEE Custom Integrated Circuits Conference (CICC) will tackle the issue in a session on Tuesday (Sept. 12) entitled, "Fabless to Designless: How Do We Manage Globalization Challenges?"
Moderated by Sudhir Aggarwal, founder of Adonics Technology, a system-on-chip design consultancy (Fremont, Calif.), the panel will address the challenges of growing design complexity and costs. Such trends, according to Aggarwal, are forcing IC companies to use more outside intellectual property. That means more offshoring of design projects to low-wage countries like India.
An emerging issue is whether increased offshoring will hasten the rise of a "designless" business model for the U.S. semiconductor industry. Panelists from around the world are expected to address that issue from a global perspective.
The panelists are: Rob Aitken, a fellow at ARM Ltd.; Paul Bromley, director of corporate strategic planning at STMicroelectronics; Mojy Chain, vice president of technology development at Altera Corp.; Bob Payne, CTO of LSI Logic Corp.; Shih-Wei Sun, senior vice president of Central R&D at United Microelectronics Corp. (UMC); and Woodward Yang, a Harvard University engineering professor.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- ChipX Purchases OKI's U.S. ASIC Business Assets and Signs Business Collaboration Agreement
- ARC CEO: 'Impatient capital' hinders U.S. IC industry
- Innovative Silicon's Z-RAM Ultra Dense Memory IP Now Backed by 10th Patent; Memory Innovator Has 41 Additional Patents Pending and 5 U.S. Applications Allowed
- India's Patni buys U.S. design house ZaiQ
- Interview: Rambus' chairman looks to the future -- Geoff Tate discusses shortage of U.S. engineers, market opportunities and demand from chipmakers
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks