Denali CTO: Formalize contract between hardware, software
(09/12/2006 5:37 PM EDT)
SANTA CLARA, Calif. — The semiconductor industry needs to revisit and redefine traditional boundaries between hardware and software, according to Mark Gogolewski, chief technology officer at intellectual property (IP) and EDA vendor Denali Software Inc.
Delivering the keynote address kicking off Denali's MemCon here Tuesday (Sept. 12), Gogolewski called for the industry to formalize the contract between hardware and software. This contract, he said, is represented by control registers, which represent the largest portion of a hardware functional specification or programmers guide.
"The registers go through constant change from the beginning of chip [design] to the end," Gogolewski said.
Paraphrasing an address given by Gary Smith, Gartner Dataquest's chief EDA analyst at the recent Design Automation Conference (DAC), said chip design costs have stayed relatively flat since 1997, but that overall IC development costs have grown considerably. Gogolewski, as Smith did, pointed to the cost of software development as the culprit.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- Initial members join CHERI Alliance to drive adoption of memory safety and scalable software compartmentalization
- Is Software and Hardware Ready for TinyML Tsunami?
- OpenHW Group Announces Tape Out of RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software
- Renesas Launches Integrated Development Environment That Enables ECU-Level Automotive Software Development Without Hardware
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results