Denali CTO: Formalize contract between hardware, software
(09/12/2006 5:37 PM EDT)
SANTA CLARA, Calif. — The semiconductor industry needs to revisit and redefine traditional boundaries between hardware and software, according to Mark Gogolewski, chief technology officer at intellectual property (IP) and EDA vendor Denali Software Inc.
Delivering the keynote address kicking off Denali's MemCon here Tuesday (Sept. 12), Gogolewski called for the industry to formalize the contract between hardware and software. This contract, he said, is represented by control registers, which represent the largest portion of a hardware functional specification or programmers guide.
"The registers go through constant change from the beginning of chip [design] to the end," Gogolewski said.
Paraphrasing an address given by Gary Smith, Gartner Dataquest's chief EDA analyst at the recent Design Automation Conference (DAC), said chip design costs have stayed relatively flat since 1997, but that overall IC development costs have grown considerably. Gogolewski, as Smith did, pointed to the cost of software development as the culprit.
E-mail This Article | Printer-Friendly Page |
Related News
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- Initial members join CHERI Alliance to drive adoption of memory safety and scalable software compartmentalization
- Is Software and Hardware Ready for TinyML Tsunami?
- OpenHW Group Announces Tape Out of RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software
- Renesas Launches Integrated Development Environment That Enables ECU-Level Automotive Software Development Without Hardware
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X