Celoxica ESL Platform Selected for Digital Media SoC Validation and Development
YOKOHAMA, Japan -- September 25, 2006 --Celoxica (AIM:CXA) today announced the selection of its Toshiba MeP (Media Embedded Processor) Development Kit as the design platform and environment for a nationwide digital media SoC design challenge. This announcement is the dividend of years of collaboration and investment made by Celoxica, Toshiba and the Japanese VLSI Design and Education Center (VDEC) into semiconductor solutions and system level design for very complex System-on-Chip (SoC) design.
Selected by the VLSI Design and Education Center (VDEC), the central hub of Japanese university expertise for VLSI technology, research, teaching and development, Celoxica's technology was chosen as the most fit-for-purpose and usable solution. It will be used by teams of specialist SoC developers to create award winning designs around Toshiba's MeP architecture. Due to the levels of complexity and performance involved with such designs, the robust SoC prototyping and validation features of Celoxica's technology were cited as key factors in VDEC's decision.
Celoxica's Toshiba MeP Development Kit provides a comprehensive package of ESL design tools, programmable hardware platforms and utilities to help designers develop high performance SoC designs. As well as offering MeP processor IP, the kit is fully integrated into Toshiba's MeP design flow to enable the rapid creation and validation of complex designs from algorithmic models. Supplied with the Kit is Celoxica's award winning DK Design Suite of system design tools, video IP and application programming interfaces (APIs).
"VDEC has been pleased with the use of Celoxica design tools and boards for many years, "said Dr Kunihiro Asada, director of VDEC. "We now need to embrace and meet the challenges of ever more complex semiconductor design and need a configurable platform solution to do this. Our selection of solutions from Celoxica and Toshiba will help meet the needs of future SoC design education."
Toshiba's configurable processor MeP core has already been deployed into mass volume products such as DVD players, intelligent vehicles and other very high performance image processing systems. Its inherent configurability reduces turn around and delivers architectures optimized to the application or customer specification. Toshiba will sponsor a prize for the winning design and it is anticipated that the design will be taken through to silicon fabrication.
"It is an honor to be selected as the technology platform provider for such a prestigious and demanding design challenge," said Dr Stephen Chappell, general manager and representative director of Celoxica Japan KK. "This decision reflects not only upon the investment we have made into our technology, but also the relationships with corporations and organizations at the forefront of advanced electronics design."
After completion of the design challenge VDEC expects to roll out the platform solution to over 150 Japanese universities and 640 research groups who are part of the VDEC network.
About Celoxica
A leader in electronic system level design (ESL), Celoxica is enabling the next generation of advanced electronic products by producing tools, boards, IP and services that turn software into silicon. Celoxica technology raises design abstraction to the algorithm level, accelerating productivity and lowering risk and costs by generating semiconductor hardware directly from C-based software descriptions. Adding to a growing installed base, Celoxica provides the world's most widely used C-based behavioral design and synthesis solutions to companies developing semiconductor products in markets such as consumer electronics, defense and aerospace, automotive, industrial and security. Celoxica is a publicly traded company on the Alternative Investment Market of the London Stock Exchange under the symbol CXA. For more information, visit: www.celoxica.com
About VDEC
VLSI Design and Education Center (VDEC), which is located in the University of Tokyo and shared by users all over Japan, was established in May, 1996. As an intellectual education center on VLSI (Very Large Scale Integration) technology, VDEC aims at improvements of instruction on VLSI design and supports on VLSI chip fabrication for national universities, public universities, private universities and colleges in Japan. For these purposes, VDEC performs various kinds of activities including distributing VLSI design information, providing CAD software and licenses and supporting chip fabrications. With help and support from universities, related government ministries and semiconductor industry, active services provided by VDEC have been growing extensively since its beginning
|
Related News
- HiSilicon Expands Cadence Palladium XP Platform Usage For Mobile and Digital Media SoC and ASIC Development
- SIDSA announces the "ADAC" ARM Automobile Design Platform for SoC Development Validation
- SiliconAuto adopts Siemens' PAVE360 to accelerate pre-silicon ADAS SoC development
- S2C Accelerates Development Timeline of Bluetooth LE Audio SoC
- Introducing Signature IP Corporation - Providing a Configurable And Flexible Platform for SoC Development
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |