BOPS® Adds Leading Technology Investor, John W. Marren, to its Board
BOPS® Adds Leading Technology Investor, John W. Marren, to its Board
"John Marren is very experienced with our company and the semiconductor and intellectual property business, and we welcome him to our Board," noted, Carl Schlachte, BOPS CEO and Chairman of the Board.
"Having been intimately involved in leading the IPOs for both ARM and Rambus, I quickly learned that IP is the primary value driver in the semiconductor industry," remarked Marren. "The IP business model is extremely powerful, but it only works when you have very large markets and unique, defensible technology. BOPS is a pioneer in the DSP IP market and has the technology and the team to become the next star player in the semiconductor IP space."
John W. Marren joins other BOPS Board members that also include Matt Ocko, partner of Vantage Point Venture Partners; Peter Mehring, VP of Engineering, Echelon; Federico Faggin, Co-Founder and Chairman of the Board, Synaptics, Inc.; Robert Chao of Everest Venture Partners representing the UMAX Group; and Mark Bowles, BOPS President and COO.
About John Marren
Marren recently joined Texas Pacific Group (TPG), a private equity firm in San Francisco as a partner and currently leads TPG's technology team. Mr. Marren also is a board member of technology companies such as Globespan, Zhone and Zilog, and is a member of the advisory board for the Intel 64 Venture Fund. From 1996 through 2000, he was a Managing Director at Morgan Stanley Dean Witter (San Francisco. Calif.), most recently as co-head of the Technology Investment Banking Group. Prior to Morgan Stanley, Marren was a Managing Director and Senior Semiconductor Research Analyst at Alex Brown & Sons. Mr. Marren spent eight years in the semiconductor industry working for VLSI Technology and Vitesse Semiconductor.
Marren received his B.S. in Electrical Engineering from the University of California (Santa Barbara, Calif.).
About BOPS
Billions of Operations Per Second, Inc. (BOPS) is a Mountain View, Calif.-based company that develops and licenses the highest-performance programmable DSP core family, the ManArrayTM family, as well as advanced development tools for high-volume, system on a chip (SoC) solutions for the Internet, multimedia and wireless communications markets. The BOPS ManArray DSP product family is targeted to accelerate SoC manufacturers? time from product concept to high-volume shipments by providing the highest-performance, scaleable and reusable DSP cores and an advanced set of software tool technologies
Contact:
Renee Anderson
BOPS, Inc.
650-254-2810
-or-
Kella Knack
KJ Communications
650-508-0371
Acronyms:
BOPS: Billions of Operations Per Second
DSP: Digital Signal Processor
IP: Intellectual Property
Related News
- Mythic Adds Two Silicon Valley Veterans to Its Leadership Team
- Arteris IP Adds Two Veteran Executives to its Board of Directors
- Industry Veterans Cathal Phelan, John Kent, and Michael Reiha Join Silvaco Technical Advisory Board
- GLOBALFOUNDRIES Adds Industry Veteran Glenda Dorchak to its Board of Directors to Support Next Phase of Transformative Growth
- Cadence Elects Mark W. Adams to Board of Directors
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |