Xilinx Delivers Virtex-5 LX ML501 Development Platform
Feature-rich platform provides faster time to development for 65nm Virtex-5 LX-based applications
SAN JOSE, Calif., October 10, 2006 – Xilinx today announced immediate availability of the low-cost, feature-rich ML501 development platform for applications based on its industry-leading 65nm Virtex™-5 LX devices. The platform combines the robust features of a 65nm LX50 device with all the mainstream interfaces and connectors today’s FPGA users expect. The platform features an on-board DDR2 SODIMM socket with 256 MB of memory that can be expanded by the user if desired, plus on-board flash memory for configuration bit stream storage. Single-ended and differential I/O expansion are provided, as well as commonly used interfaces such as USB, PS/2 for keyboard & mouse, an RJ-45 connector for 10/100 Ethernet networking, an RS-232 serial port, video output (DVI/VGA), and audio in and out ports.
The ML501 platform allows FPGA designers to immediately begin taking advantage of the 30 percent higher logic fabric performance and 35 percent lower dynamic power than previous generation FPGAs. The LX50 device on the board contains 46,080 logic cells, 1,728 Kbytes of block RAM and 440 user I/O signals, providing enough capability to implement larger real-world applications.
Pricing and availability
The ML501 development board includes complete documentation including a user guide, getting started tutorial, schematics, Gerber plots, and fab drawings. The development platform is priced at USD $995 and available through on-line channels today. Visit www.xilinx.com/ml501 for complete information.
About Xilinx Virtex-5 FPGAs
Built upon the industry’s most advanced 65nm triple-oxide technology, breakthrough new ExpressFabric technology and proven ASMBL™ architecture, the Virtex-5 family represents the fifth generation in the award-winning Virtex product line. Key design team innovations in process technology, architecture and product development methodology have led to unprecedented performance and density gains with Virtex-5 FPGAs while consuming 45 percent less area than previous generation 90nm FPGAs. Initial shipments of the Virtex-5 LX Platform began this year with future platforms to follow. For more information visit www.xilinx.com/virtex5
Xilinx, Inc. is the worldwide leader of programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers Virtex-5 LX Devices - World's First 65nm FPGAs In Customer Hands
- Xilinx Introduces New Development Kit for Building High-Performance Embedded Processing Systems with Virtex-5 FXT FPGAs
- Xilinx Delivers Complete Virtex-5 FPGA Solution for XAUI Protocol
- Xilinx Virtex-5 LXT Platform FPGAs Used in NEC's SX-9; World's Fastest Vector Supercomputer
- Xilinx Delivers ISE WebPACK 9.2i - Offering Expanded Support for Latest 65nm Virtex-5 FPGAs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |