NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Dizain-Sync Qualifies Bluespec for IP Development
1-GHz 130nm Multi-Port DDR2 Memory Controller Design Completed Using Bluespec's ESL Synthesis
WALTHAM, Mass. -- October 13, 2006 --Dizain-Sync, a European consulting organization staffed by design, verification and test (DVT), Electronic Design Automation (EDA) and Configuration and Product Data Management (CM and PDM) experts, today said that it has qualified Bluespec’s ESL Synthesis for the development of intellectual property (IP).
The Bluespec electronic system level (ESL)-based methodology for control logic and complex datapaths was linked to a traditional verification and synthesis flow used by Dizain-Sync’s consulting engineers to design a 1-Gigahertz, 130-nanometer Multi-Port DDR2 memory controller.
Details of the results have been published and are available at: http://www.bluespec.com/products/documents/nport.pdf
“Bluespec’s ESL synthesis allows us to build high-quality IP faster than using the traditional Verilog or VHDL implementation flow, and results in a design that is far more flexible,” notes Ton Zengerink, EDA veteran and chief executive officer of Dizain-Sync. “By delivering the quality of results of RTL code for complex control-based designs, Bluespec has achieved a first for high-level synthesis. The high level of abstraction combined with a fine granularity of designer control offers us unmatched efficiencies.”
Says Maria Adolf, vice president of Sales Europe from Bluespec: “While integrating smoothly with and incrementally onto traditional RTL flows, Bluespec enables design capabilities unavailable at the RTL level. For example, implementation approaches can be explored and design parameterization can be done with significantly less effort than with a corresponding RTL design in Verilog or VHDL, making rapid changes as well as reuse a reality. With this capability, a project team could produce a large portfolio of IP that can be used in a plug-and-play-like fashion.”
About Dizain-Sync
Dizain-Sync is an independent European consulting organization in The Netherlands staffed by proven EDA, CM and PDM experts. It uses the best available EDA tooling from renowned EDA tool suppliers, pre- and post-sales support, consulting services in a broad range of EDA issues and training services. For more details, visit: http://www.dizain-sync.com.
About Bluespec
Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high-quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling (781) 250-2200.
|
Related News
- Bluespec's Accelerate-HLS Leverages RISC-V to Simplify and Speed the Development of HLS Applications
- Denali Software to Leverage Bluespec Technology for Next-Generation Memory Controller IP Development
- Bluespec Moves into Virtual Prototyping for Software Development, Hardware Validation
- Bluespec Joins Synopsys In-Sync Program; Program Participation Enables Bluespec to Verify Interoperability with Synopsys Design Compiler
- Synopsys and SiMa.ai Announce Strategic Collaboration to Accelerate Development of Automotive Edge AI Solutions
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |