Gaisler Research extends the GRLIB IP library with GBit Ethernet
Gaisler Research AB announced that a GigaBit Ethernet IP (Intellectual Property) core is now available as a part of the GRLIB IP library.
October 16, 2006 -- The GigaBit Ethernet Media Access Controller (GRETH_GBIT) supports 10/100/1000 MBit speed in both full- and half-duplex operation. The dataflow is handled through DMA channels, one for transmit and one for receive. The Ethernet interface supports MII and GMII interfaces connected to an external PHY. The GRETH_GBIT also provides access to the MII Management interface which is used to configure the PHY. Some of the supported features for the DMA channels are Scatter Gather I/O and TCP/UDP over IPv4 checksum offloading for both receiver and transmitter. Software drivers are provided for VxWorks, RTEMS, eCos, uClinux and Linux 2.6.
"The LEON3/GRLIB is widely used for network applications. The addition of a state of the art GigaBit Ethernet core will further strengthen GRLIB for these applications," said Marko Isom䫩, Design Manager at Gaisler Research AB
Availability
The GigaBit Ethernet IP is available for licensing now, either as a stand alone IP or as part of the GRLIB IP library. The IP-core is delivered as a synthesizable soft IP in VHDL source code together with test bench and software drivers. Customers can download the users manual directly at www.gaisler.com.
About GRLIB
The GRLIB IP Library is an integrated set of reusable IP-cores, designed for system-on-chip (SOC) development. The IP cores are centered on the common on-chip bus, and use a coherent method for simulation and synthesis. The library is vendor independent, with support for different CAD tools and target technologies. A unique plug&play method is used to configure and connect the IP cores without the need to modify any global resources. The library includes cores for AMBA AHB/APB control, the LEON3 SPARC processor, 32-bit PC133 SDRAM controller, 32-bit PCI bridge with DMA, 10/100/1000 MBit Ehernet MAC, 8/16/32-bit PROM and SRAM controller, CAN controller, TAP controller, UART with FIFO, modular timer unit, interrupt controller, and a 32-bit GPIO port. Memory and pad generators are available for Virage, Xilinx, UMC, Atmel, Altera, Actel and Lattice.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
|
Frontgrade Gaisler Hot IP
Related News
- Gaisler Research extends the GRLIB IP library with USB 2.0 Host Controller
- Aeroflex Gaisler extends the GRLIB IP library with USB 2.0 Device Controller
- Austrian Research Centers GmbH and Gaisler Research AB signs license agreement for LEON3 and the GRLIB IP library
- Aeroflex Colorado Springs Announces an Agreement with Gaisler Research AB to License their GRLIB IP Library
- Synopsys Extends Portfolio of Cloud Computing IP with 112G Ethernet PHY for Hyperscale Data Center SoCs
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |