Globetech Solutions Announces STIL Verifier, Shortest Path between Verification and Test
Based on the IEEE 1450 Standard Test Interface Language (STIL) standard, STIL Verifier can produce or validate complete test programs, allowing engineers to automate tedious and error prone transitions to and from Automated Test Equipment (ATE) environments. STIL Verifier comprises two flows: STIL Simulate™ parses, validates and imports STIL programs into simulation-based verification environments. STIL Capture™ records and exports complete verification scenarios, trivializing functional test program generation and speeding up silicon debug flows.
STIL Verifier interfaces to popular IEEE standard verification languages such as ‘e’ and SystemVerilog, allowing for early incorporation of STIL in the design process and co-verification of STIL with RTL, design netlists and embedded test structures.
“Testability is a key DFM challenge facing the entire semiconductor ecosystem”, said Stylianos Diamantidis, Managing Director and CTO of Globetech Solutions. “STIL Verifier makes working with STIL faster and easier, facilitating collaboration between test and verification experts and contributing directly to reduced time-to-volume.”
Availability
STIL Verifier is currently available for ‘e’ environments. SystemVerilog support will be available later in Q4 2006. Visit http://www.globetechsolutions.com/products/stil for a FREE 30-day evaluation.
About Globetech Solutions
Globetech Solutions is a premier provider of standards-based verification and test intellectual property products and electronic design automation solutions. Globetech addresses key challenges in electronic system level design from specification to volume production and field support. Customers, including some of the world’s largest IDMs, design IP suppliers and systems manufacturers, use Globetech’s products and services to increase quality, control predictability, and improve productivity. For further information, please visit www.globetechsolutions.com.
|
Globetech Solutions Hot Verification IP
Related News
- Globetech Solutions' Verification IP for Latest IEEE Test and Debug Standard Selected by STMicroelectronics
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Breker Verification Systems Unveils System Coherency Synthesis TrekApp Building on Its Successful Cache Coherency Test Solution
- Imperas Donates Latest RV32/64K Crypto (scalar) Architectural Validation Test Suites to the RISC-V Verification Ecosystem
- Tessolve strengthens its VLSI Design services with the acquisition of T&VS
Breaking News
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |