Boston Circuits Unveils Details of the gCORE16 Multicore Processor; Revolutionary new ''Grid on Chip'' architecture delivers PC level performance and flexibility at embedded level cost, power, size
Fall Processor Forum – San Jose, Calif. – Oct. 10, 2006 – Boston Circuits, Inc (“BCI”) today will unveil the technical details behind the architecture of the new gCORE processor family at In-Stat’s prestigious Fall Microprocessor Forum. In development since early 2005, the gCORE16 integrates sixteen 32-bit RISC processor cores and key system peripherals such as PCI Express, USB, and video interfaces on a single chip, making it an ideal main processor for embedded multimedia applications such as IPTV media centers, network displays and projectors, and color printers and copiers. Boston Circuits’ engineers have focused on three key innovations to make the chip more powerful, easier to use, and less costly than previously available solutions:
- “Grid on Chip” architecture, implements a high-speed on-chip network as the interconnect between processor cores and other system elements. This produces on-chip data bandwidth in excess of 500GB/s, scalability for hundreds of processor cores in the future, while keeping the chip on a small and low power die.
- “Multicore Virtualization”, takes the complexity of multi-core software and moves it into hardware. An on-chip “Time Machine” handles scheduling, resource allocation, and object synchronization dynamically, simplifying the software development process while minimizing latency and overhead.
- “Smart Memory Controller”, improves the efficiency of off-chip memory operations by incorporating intelligence directly into the DDR2 memory controller to handle often used operations such as memory moves.
“By leveraging technology provided by industry partners, and focusing on solving the key problems that our customers face, we have been able to deliver a completely new architecture in a very short time” said Hiro Kataoka, President and CEO, Boston Circuits. “We are now providing FPGA based development kits to lead customers and the initial response has been extremely positive.”
"The gCORE processor's on-chip 'time machine' addresses directly the problem of thread scheduling in multi-core processors" noted In-Stat Principal Analyst and Senior Editor Max Baron. "We need to see more innovations like this helping the industry exploit multicore architectures to the fullest."
About Boston Circuits Inc.
Founded in 2005 by a team of semiconductor, software, and multimedia experts, Boston Circuits, Inc. provides multi-core processors for use in home and office multimedia devices. The Company’s unique “Grid on Chip” architecture and “Time Machine” technology deliver the performance, flexibility, and ease of use of a desktop processor, at the cost, power consumption, and size of an embedded system on chip; giving device manufacturers the opportunity to create groundbreaking multimedia products. The Company is based in Burlington, MA and has an office in Yokohama, Japan. www.bostoncircuits.com
About Microprocessor Forum
Microprocessor Forum is configured to both educate engineers and showcase the latest product announcements. Every presentation made at Microprocessor Forum describes challenges encountered by chip designers and outlines the real world solutions that were implemented to overcome those challenges. Every session is developed to address the primary concerns of OEM and SoC designers today. Presentations are solicited and hand picked by In-Stat’s analysts to provide marketing-free, quantitative technical information geared toward both educating engineers and showcasing the latest product announcements. In its 18th year, Microprocessor forum delivers on technical content, unprecedented networking and real world solutions to the challenges that face today’s design engineers.
In-Stat is proud to present Fall Microprocessor Forum 2006 – check it out online at: http://www.in-stat.com/FallMPF/06
|
Related News
- Plurality's 64-Core Accelerator Delivers Market's Highest Performance per Cost, Power and Size
- IntellaSys Unveils Revolutionary ''Scalable Embedded Array(TM) (SEA) Platform'' to Launch Multicore Processor Chip Solutions
- Motorola's Latest ColdFire(R) Processor Delivers High Performance for Cost Sensitive 32-bit Embedded Applications
- Synopsys' New Embedded Vision Processor IP Delivers Industry-Leading 35 TOPS Performance for Artificial Intelligence SoCs
- New Synopsys HPC Design Kit Delivers Superior Performance, Power, and Area Efficiency for DesignWare Embedded Vision Processor IP
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |