ISS encoder and decoder cores suit FPGAs, ASICs
ISS encoder and decoder cores suit FPGAs, ASICs Integrated Silicon Systems Ltd. (ISS; Belfast, Northern Ireland) has announced the first of a series of high-performance image and video compression application-specific virtual components. ASVCs, according to the company, are a form of licensable semiconductor intellectual property (IP) designed for easy implementation in submicron ASICs or high-density FPGAs. The new 6100 family of products includes the CS6100 encoder, CS6150 decoder and CS6190 codec. Each product in the series is designed to accommodate continuous data flow (one image sample per clock cycle) and can be used in the most demanding frame-based video compression applications, without the need for host-processor intervention. The company claims the 6100 series is a fully comprehensive JPEG IP core solution. The cores offer performance of up to 180 Msamples/second and many configuration options, and they support an unlimited range of image sources and color formats, ISS s aid. They are equally suited to battery-operated consumer electronics and professional video-editing and document-imaging equipment. The designs are fully synchronous and highly autonomous, offering automatic and manual configuration modes-and they don't require a coprocessor. ISS's 6100 products also include a sophisticated bit rate control for bandwidth-limited applications and fully comply with ISO/IEC 10918-1/2 Baseline JPEG standards. The CS6100 encoder compresses full-motion (30-frame/second), full-color video images up to 4 Mpixels. It sustains data rates over 180 Msamples/s and offers zero-power standby mode for portable applications. For ASIC implementations, ISS offers the Optima series at $195,000 for a single-use license. For FPGA users, the Celerity series is priced at $65,000 for a single-use license. Optimized netlist versions for Optima and netlist versions of Celerity for Altera and Xilinx users are available directly from ISS or one of its agents.
By Michael Santarini, EE Times
July 10, 2000 (10:42 a.m. EST)
Related News
- Ultra-High Definition Video Encoding Now Feasible in Low-Cost FPGAs or Low-End ASICs
- CAST Offers H.264 High-Profile Encoder IP Core for FPGAs and ASICs
- intoPIX announces new JPEG 2000 & security IP-cores optimized for the 28nm FPGAs
- Arasan proudly introduces the VESA VDC-M Encoder and Decoder IP
- Reed Solomon Encoder and Decoder FEC IP Core From Global IP Core
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |