Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.1.3
PORTLAND, ORE -- October 18, 2006 -- Open Core Protocol International Partnership (OCP-IP) today announced the availability of the SystemC Transaction Level Monitor (TLM) Channel version 2.1.3. The new features in the latest version improve model interoperability, resulting in better productivity in system level modeling.
OCP-IP also announced the donation of a regression suite to the organization from the ESL Working Group of Taiwan SoC Consortium, sponsored by Industrial Development Bureau, Ministry of Economic Affairs, Taiwan. The regression suite allows OCP-IP to ensure a superior level of code testing before releasing their channels.
Version 2.1.3 incorporates several enhancements including modification to OCP configuration management, allowing cores to configure the channel at end-of-elaboration. This feature makes it easier for engineers to instantiate SystemC modules with OCP ports and reduces the risk of configuration errors. Auto-checking of compatibility between master and slave is also provided in TL1 and TL2.
The new version also includes monitors for untimed TL1 channel that provide engineers visibility into simulation. They also enable understanding of where SOC architecture is restricting performance and where the architecture is over-dimensioned. The availability OCP-TL1 monitor means that such information can be extracted without any need to implement user code. The style of monitor interface in the TLMs ensures further monitors can be readily developed and added, as required by the user.
Also included in the version documentation are extensions fully describing the synchronization assumptions in Tl1; this addition ensures compatibility of OCP cores. Developers can buy cores from a number of suppliers, each of whom supply SystemC models as well as RTL code, fully compatible with the developer’s infrastructure and that of their other customers.
Work on the compliance models was completed by the OCP-IP System Level Design Working Group including representatives from: CoWare, Sonics, TI and GreenSocs.
"As the OCP-IP channel evolves and uses increasingly sophisticated technology, the maintenance of the user interface and semantics of the channel are of paramount importance for OCP-IP users," said Mark Burton, chair of the OCP-IP System Level Design Working Group. "The ITRI kit is key to ensuring this goal.”
"Our System-Level Design Working Group is comprised of experts from leading companies engaged in transaction-level modeling," said Ian Mackintosh president OCP-IP. "We have shipped tens of thousands of copies of our work over the years and are particularly proud of their quality and ongoing TLM evolution."
For more information please visit the OCP-IP website at www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with VSIA. For additional background and membership information, visit www.OCPIP.org.
|
Related News
- Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.1.2
- Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.2
- Open Core Protocol International Partnership Releases OCP SystemC Channel 2.1.1 and Methodology White Paper
- Jasper Design Automation Joins Open Core Protocol International Partnership (OCP-IP)
- The Open SystemC Initiative and the Open Core Protocol International Partnership Join Forces to Target TLM Layer Standardization
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |