AMCC Standardizes on Denali IP Products for Next-Generation PowerPC and SoC Architectures
Denali's Design and Verification IP Products Bolster AMCC's SystemVerilog-based Methodology
PALO ALTO, Calif. -- Oct. 23, 2006 -- Denali Software, a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that Applied Micro Circuits Corporation (AMCC), a leading supplier of Power Architecture-based processor and transport solutions for communications, storage and embedded markets, has adopted Denali's comprehensive line of IP products to speed their SystemVerilog-based methodology for design and verification of AMCC's future products. AMCC is using PureSpec(TM) and MMAV(TM) for functional verification of complex interface protocols such as DDR, PCIe, USB, Ethernet and Flash. AMCC also uses Denali's Databahn(TM) DDR controller IP to achieve optimal performance when connecting to external memory devices. Additionally, AMCC standardized on SystemRDL(TM) language and Blueprint(TM) compiler for register automation in their future products.
"AMCC values working with leading IP providers, such as Denali, who can provide high-quality products to help us achieve our design requirements in the most cost-effective manner," said Vu Nguyen, vice president of engineering at AMCC. "In order to get to market quickly with lower risk of integration errors, AMCC chose Denali verification IP architected for seamless integration into our advanced SystemVerilog design and verification methodology. Denali's products' performance and integration gives us confidence that our end- products will properly interoperate with these industry standard interfaces."
In addition to using Denali's design and verification IP products, AMCC will take advantage of Denali's control register automation solution. Denali's Blueprint SystemRDL compiler will enable AMCC engineers to automatically generate and synchronize register views for specification, hardware design, software development, verification, and documentation. Control register automation eliminates the tedious and error-prone process of manually managing registers, and enables AMCC design, verification and firmware teams to work more efficiently from consistent and synchronized views of the chip design.
"Denali understands the important technical challenges facing AMCC's design methodology for chip and system development. Our design and verification IP products, which include support for the latest DDR and PCIe specifications, help to ensure that AMCC will be able to meet aggressive schedules for their designs," said David Lin, vice president of product marketing at Denali. "Our industry leading products helps AMCC's SoC designers move easily to a non-proprietary, leading-edge methodology for their next-generation designs."
About SystemVerilog
SystemVerilog is a major extension of the established Verilog language that dramatically improves productivity in the development of large-gate-count, intellectual property (IP) based, bus-intensive chips. SystemVerilog is targeted primarily at the chip implementation and verification flow, with powerful links to the system-level design flow. For more SystemVerilog info, visit: www.systemverilog.org .
About Denali
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND and DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com .
|
Related News
- Vatics Standardizes on Synopsys' Fusion Technology for its Next-Generation Multimedia SoC Design
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Cadence Accelerates Hyperscale SoC Design with Next-Generation 112G Extended Long-Reach SerDes IP on TSMC's N4P Process
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |