Magma and Virage Logic Collaborate on a Complete RTL-to-GDSII Flow Including Embedded Memory Test and Repair
Validated Reference Flow Designed to Help SoC Designers Meet Time-to-Market Windows, Reduce Development Costs and Improve Yield
SANTA CLARA, Calif. & FREMONT, Calif.-- October 23, 2006--Magma® Design Automation, Inc. (Nasdaq:LAVA), a provider of semiconductor design software, and Virage Logic Corporation (Nasdaq:VIRL), a pioneer in Silicon Aware IP™ and leading provider of semiconductor intellectual property (IP) platforms, today announced a semiconductor design reference flow that will guide users through a proven methodology which includes insertion of design-for-test (DFT) elements through design, verification and layout. The flow details the techniques used to insert Virage Logic’s Self-Test and Repair (STAR) Memory System, scan insertion and use of automatic test pattern generation (ATPG) verification inside the Magma Blast Create™, Blast Fusion® and Blast Yield™ environments.
Meeting time-to-market windows and reducing development costs are primary concerns facing System-on-Chip (SoC) designers. Virage Logic and Magma collaborated to develop a design reference flow to address the methodology issues of integrating third-party IP while providing a solution for embedded test and repair. The documented reference flow will aid mutual customers through the process of inserting the STAR Memory System into their design using the Virage Logic STAR Builder™ tool while achieving timing closure within Magma’s Blast Create, Blast Fusion and Blast Yield environments.
“By 2010, embedded memories are forecasted to comprise more than 80 percent of the total die area. By addressing embedded memory test and repair issues, the STAR Memory System has a proven track record of helping customers accelerate their time-to-market and optimize yield,” said Jim Ensell, senior vice president of marketing and business development at Virage Logic. “We’re pleased to work with Magma to provide our mutual customers with a reference flow that is designed to help them reduce time-to-volume through higher yielding designs and deliver savings in terms of recovered silicon and substantially reduced test costs.”
“We’re pleased to be working with Virage Logic because our customers are using memory built-in self-test (MBIST) solutions in an increasingly larger portion of their designs,” said Kam Kittrell, general manager of Magma’s Design Implementation Business Unit. “Virage Logic automates the creation, test and repair of the memories, Magma automates insertion, placement and routing, and managing repair resources. Together our products offer mutual customers a highly automated, comprehensive solution.”
Availability
A documented application note describing the reference flow will be available this quarter. The application note may be obtained from Magma’s website under User Support or through Virage Logic’s website at www.viragelogic.com. The STAR Memory System and supporting products are currently available from Virage Logic. Customers may request information by contacting Virage Logic at info@viragelogic.com. Blast Create, Blast Fusion and Blast Yield are currently available from Magma. Customers may request information by contacting Magma at info@magma-da.com.
About Magma Design Automation
Magma’s software for integrated circuit (IC) design is recognized as embodying the best in semiconductor technology. The world's top chip companies use Magma's EDA software to design and verify complex, high-performance ICs for communications, computing, consumer electronics and networking applications, while at the same time reducing design time and costs. Magma provides software for IC implementation, analysis, physical verification, characterization and programmable logic design, and the company's integrated RTL-to-GDSII design flow offers "The Fastest Path from RTL to Silicon"™. Magma is headquartered in Santa Clara, Calif. with offices around the world. Magma's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.
About Virage Logic Corporation
Founded in 1996, Virage Logic Corporation (Nasdaq:VIRL) rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Now, as the company celebrates its 10th anniversary, it is a global leader in semiconductor IP platforms comprising embedded memories, logic, and I/Os and is pioneering the development of a new class of IP called Silicon Aware IP(TM). Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP to help ensure manufacturability and optimized yield at the advanced process nodes. Virage Logic's highly differentiated product portfolio provides higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, and computer and graphics markets. The company uses its FirstPass-Silicon(TM) Characterization Lab for certain products to help ensure high quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was recently named Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide. For more information, visit www.viragelogic.com.
|
Related News
- Virage Logic Delivers Open RTL to Test Floor Embedded Memory Test and Repair Subsystem
- Synopsys and Virage Logic Collaborate on Test Reference Design Flow to Deliver Embedded Memory Test
- eInfochips Strengthens RTL-to-GDSII Design Service Capabilities, Adopts Magma IC Implementation Flow
- Magma and ChipX Extend Integrated RTL-to-GDSII Design Flow to Next-Generation Structured ASIC Designs
- Magma Selects Legend's MSIM as Simulation Engine and Integrates into RTL-to-GDSII Design Flow
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |