DOLPHIN Integration: a mixed signal Circuit ''out of the ordinary'' Right on first Silicon
October 24, 2006 -- In the frame of a subcontracting agreement for a Canadian start-up, Imaginum, DOLPHIN Integration has developed one of the largest circuits ever seen, mixed logic and analog, "Good on First Silicon". Beyond its large area (1.56 cm2), it is comprised of more than 3,270,000 active components, more than 30,000 passive components and more than one thousand input-output pads in a High Voltage process at 0.35 µm.
Notwithstanding such extreme demands, the circuit appeared as functional from the early tests on, has passed the trial phase in the customer's environment, thus demonstrating the feasibility of a component with such complexity. This prowess confirms the soundness of the audacious "Virtual Fab Process™" thanks to which these experienced designers may entirely trust their proprietary electronic simulator SMASH, duly calibrated through some experimental implementations on silicon.
This circuit is aimed at the development of video screens with very large dimensions for numerous applications (advertising, movies…) and its commercial success is now being prepared with that of new applications, paving the way to a multimillion unit market.
|
Dolphin Design Hot IP
Related News
- DOLPHIN Integration -- A mixed signal Circuit ''out of the ordinary'' right on first Silicon
- Silicon Creations Awarded TSMC's 2024 Open Innovation Platform Partner of the Year for Mixed Signal IP
- TDK-Micronas renews its trust in Dolphin Integration's RAM and ROM Silicon IPs
- Save up to 20 % of silicon area with Dolphin Integration's standard cell library SESAME uHD
- Minimizing BoM cost and silicon area thanks to Dolphin Integration's iLR-LaDiable capless regulator
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |