Denali DDR IP Product Surpasses 200 Design Wins
PALO ALTO, Calif., October 30, 2006 — Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that its Databahn™ DDR memory controller IP has been licensed for use in 210 designs, spanning consumer, computing, and communication markets. Denali's Databahn solution enables chip developers to meet application-specific performance requirements while providing significant time-to-market advantages.
"We have achieved two, first-pass silicon successes with Denali's Databahn memory controllers for our memory systems," said Ramneek Real, senior staff design engineer at Toshiba America Electronic Components, Inc., (TAEC). "TAEC used Databahn controllers in SDRAM-based and DDR1-based chips, which resulted in fast design turn-around time. During the RTL coding and integration phase, we found that Denali's IP was easy-to-use and to integrate. Today's design specifications necessitate quality-IP and we are satisfied with Denali's solutions."
DDR memory systems continue to be in the critical path for chip designs in all electronic applications, from mobile phones and set-top boxes to networking routers and high-end servers. Designers are increasingly challenged with overcoming memory bandwidth bottlenecks to ensure that various on-chip processing units, such as cpu, dsp, and video processors have efficient access to data from off-chip DDR-DRAM memory. Denali's Databahn DDR memory controller IP provides a comprehensive solution to meet these needs.
"We continue to offer our customers high-quality IP solutions in our ASIC offerings, such as Denali's Databahn memory controller, to meet their design requirements for complex SoCs," said Tom Reeves, vice president, Semiconductor and Technology Services at IBM.
"Denali continues to demonstrate expertise in their ability to deliver high-quality IP and EDA tools for memory system development," said Jim Nottingham, section manager, Imaging and Printing group at HP. "By using Denali's Databahn DDR solutions, we can be assured of high-quality and great customer service with our development efforts and allow us to focus on innovative designs for imaging and printing products." The Databahn product provides a comprehensive infrastructure for configuring, analyzing, and generating the optimal memory controller for any given customer application. Denali's Databahn DDR memory controllers offer a powerful, multi-port solution with configurable features and functionality to satisfy a wide range of system performance requirements.
"Chip designers must have high-quality IP that can be tuned to their DDR memory system requirements," said Brian Gardner, vice president of IP products at Denali. "Our customers demand reliable and flexible solutions for the complex problem of sharing the DDR memory subsystem, and Databahn delivers."
About Databahn DDR Memory Solutions
Denali's Databahn DDR Memory solutions ensure compatibility with all the latest high-speed memory technologies as the configuration process is tightly integrated with Denali's database of memory component specifications, including all the latest SDRAM, DDR1, DDR2, GDDR3, and Mobile DDR devices from all major memory vendors and currently supports 18 different process nodes. Deliverables include: RTL and synthesis scripts, silicon-independent DDR PHY, verification testbench, static timing analysis (STA) scripts, programmable register settings, and documentation. Databahn controllers are compliant with all the latest memory devices.
About Denali Software, Inc.
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND and DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at http://www.denali.com.
|
Related News
- Cadence Tempus Timing Signoff Solution Surpasses 200 Tapeout Milestone Within Two Years of Product Inception
- Xilinx Continues Record Fast 7 Series FPGA Product Rollout, Secures Over 200 Design Wins & Ships Thousands of Devices Worldwide
- Denali Software DDR SDRAM Controller IP and PHY Solution Integrated into STMicroelectronics' SPEAr Family of Microprocessors
- Pixelworks Standardizes on Denali’s High-Performance DDR SDRAM Technologies
- Denali Software and Carbon Team for Transaction-Level Model Distribution
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |