Green Mountain adds simulation tool to verification suite
![]() |
Green Mountain adds simulation tool to verification suite
By Michael Santarini, EE Times
July 3, 2000 (12:58 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000703S0032
SAN MATEO, Calif. Green Mountain Computing Systems Inc. has announced a new simulation technology that provides accelerated timing simulation of Vital models. Called Vital Speed, the add-on to the company's VHDL Studio environment includes a special-purpose simulation kernel developed from the ground up specifically for Vital simulation, the company said. Scott Thibault, president of Green Mountain (South Burlington, Vt.), said, "The new technology in Vital Speed allows us to provide FPGA designers with a high-performance solution for post-route timing simulation while remaining in the price range of the low-cost FPGA tools. Vital Speed is two times faster than a competing simulator that includes a built-in version of the Xilinx Vital library." Vital Speed was designed as an integrated component of Green MountainÕs VHDL design and verification suite, VHDL Studio, which enables simulation of Vital mo dels with standard VHDL. Vital Speed currently supports simulation of Xilinx FPGAs, and Green Mountain plans to include support for other FPGA vendors later this year. VHDL Studio with Vital Speed, available immediately, sells for $2,395 on Linux and Windows systems.
Related News
- TransEDA adds SystemVerilog support and Advanced Rule checking to its leading Verification Navigator tool suite
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
- Aldec Adds Customizable Tool Qualification Data Package to ALINT-PRO for DO-254 Projects
- TVS adds web interface to its asureSIGN verification tool for real-time requirements management sign-off status
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |