Semiconductor Memories and MEMS Serve as Potential 'Killer' Applications for SOI
Frost & Sullivan's (http://www.ti.frost.com ) new study, Emerging Trends in SOI Technology, provides analyses of CMOS-SOI, novel SOI devices, SOI-MEMS, capacitor-less memory, micro-opto-electro-mechanical-system (MOEMS), III-V compound materials-on-insulator and others.
If you are interested in a virtual brochure, which provides manufacturers, end users, and other industry participants with an overview of the Emerging Trends in SOI Technology, then send an e-mail to Tori Foster, Corporate Communications, at tori.foster@frost.com with your full name, company name, title, telephone number, fax number, e-mail address, city, state, and country. We will send you the information via e-mail upon receipt of the above information.
"The semiconductor industry is constantly struggling to meet demands for faster speed and lower power consumption, and SOI technology is playing an important role in achieving the scaling objective," says Frost & Sullivan Research Analyst Dr. Jayson Koh. "SOI designs can reduce parasitic capacitance tremendously and boost the current drive by reducing losses through leakages. It also allows devices to be packed closer through good device insulation."
Reduced junction capacitances and body effect result in SOI speed improvement. This improvement is equivalent to a speed difference between two back-to-back technology nodes. Thus, SOI technology enables products built on SOI wafers to be one generation ahead of the same products on bulk CMOS process. In addition, SOI is better suited for low-power and low-voltage applications than bulk silicon because of low parasitic junction capacitance and superior transistor on-off characteristics.
However, the high costs of SOI wafers have kept cost-sensitive applications at bay. Typical cost increase for switching to SOI wafers is in the range of 10 to 20 percent. On the other hand, supply for wafers has always been a problem. The current global SOI wafer supply is too low and monopolized by a few small manufacturers.
"Chip manufacturers are concerned with the reliability of the supply and cost of SOI wafers, as significant risks are involved if the supply is not steady," notes Koh. "This would be especially detrimental during high-volume production, as production schedules in the semiconductor industry are extremely tight."
However, the situation is improving. Supply is likely to increase with the licensing of more SOI manufacturing technology and new fabs slated for production. Moreover, cost has fallen over the years due to growing competition and volume. Increasing number of lithography and processing steps have also significantly raised manufacturing costs of wafers, which reduces the negative impact of high SOI wafer price.
Emerging Trends in SOI Technology is part of the Semiconductors Subscription, and it includes key drivers, challenges, restraints, analysis, and forecasts of technologies that may shape the future of the semiconductor testing industry. In this study, Frost & Sullivan's expert analysts thoroughly examine the following markets: semiconductor device and semiconductor manufacturing. Interviews are available to the press.
Technical Insights is an international technology analysis business that produces a variety of technical news alerts, newsletters and research services.
Frost & Sullivan, a global growth consulting company, has been partnering with clients to support the development of innovative strategies for more than 40 years. The company's industry expertise integrates growth consulting, growth partnership services, and corporate management training to identify and develop opportunities. Frost & Sullivan serves an extensive clientele that includes Global 1000 companies, emerging companies, and the investment community by providing comprehensive industry coverage that reflects a unique global perspective, and combines ongoing analysis of markets, technologies, econometrics, and demographics. For more information, visit http://www.frost.com .
|
Related News
- Successful tape out of Chip Interfaces' JESD204D IP by a tier 1 semiconductor company
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- Qualitas Semiconductor Enters into Landmark the World's 1st 2nm MIPI DCPHY Licensing Agreement with Leading U.S. Fabless Company
- Ceva Bluetooth Low Energy and 802.15.4 IPs Bring Ultra-Low Power Wireless Connectivity to Alif Semiconductor's Balletto Family of MCUs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |