Intellitech Announces Support and Technology Center in Bangalore with IEEE 1149.1/JTAG Test Services
SANTA CLARA, Calif. -- November 01, 2006 -- Intellitech Corporation, www.intellitech.com, a leader in lowering product costs through IEEE 1149.1/JTAG has announced the official opening of its support and technology center in Bangalore, India. The facility provides IEEE 1149.1 based test development services and support for Intellitech’s Eclipse 1149.x test family of products. Besides local support for Intellitech’s India and area customer base, the Bangalore center is providing modeling support for the Intellitech Eclipse™ tools by adding pre-engineered DDR and Flash memory models for boundary-scan based tests and device programming. The models enable customers access to automated memory test generation and FLASH programming for the large number of new memory devices that are introduced each year. Intellitech’s Bangalore center also provides low cost TPD (Test Program Development) through special Indian government licenses that allow import and export of PCBs from North America and Europe without incurring duty fees. Intellitech’s Bangalore office is able to provide Design-for-Test services early on during the PCB design phase working with customers to make sure they get maximum fault coverage including JTAG at-speed capability if they desire. This is followed by development of boundary-scan tests and fixturing, and finalizing the tests on a customer supplied PCB when it becomes available. The PCB and the test program can be returned in a matter of a few weeks at a cost that is roughly 30% of typical North American only based test development. Alternatively when customer PCBs are not readily available, final test program debug can be done remotely or at the customer’s site. Customers get the benefit of off-shore outsourcing but still deal with Intellitech locally.
“Intellitech India Pvt. Ltd. has been incorporated in India for about 18 months now - we wanted to have solid procedures and staff in place prior to making any public announcements” said CJ Clark, President & CEO, Intellitech Corp. “Our group in India has quietly delivered several Test Program Development projects and customers are pleased with the results and the lower costs. India continues to provide top technical talent which we are leveraging to provide customers with the lowest cost in 1149.1 test tools and test programs. We will have in place roughly twelve engineers at our Bangalore location by the end of the year”, Clark continued.
“The flow from Design to Test is still an imperfect process, even if you pay a premium for the most automated boundary-scan tool, there are still many manual efforts that are needed to get a complete test”, said Selvan Viswanathan, Director of Engineering. He added “Even the best of tools will not interpret designers pop-depop intentions, analyze at-speed DFT issues, solve netlist problems or handle non-compliant 1149.1 components correctly. That’s the reality and it can use up valuable customer engineering resources to manage and debug these problems in-house. Test development and debug still requires engineering face time.” Selvan continued, “Intellitech has created a good balance between tool automation and low cost outsourced test program development that gets customers up and running with comprehensive tests with the least amount of hassle. By focusing on providing a complete solution from design to field, we ensure that our customers have success with IEEE 1149.1 test and FPGA configuration.”
About Intellitech
Intellitech's TEST-IPTM family provides patented infrastructure IP that enables customers to lower the cost of designing, debugging, producing and maintaining electronic systems. Intellitech's proprietary solutions enable customers to build self-testable and in-the-field re-configurable products with the least amount of engineering resources and at the lowest cost. Intellitech lowers production costs by embedding test or enabling concurrent test of electronic assemblies during production test and burn-in. The unified test and configuration approach enables customers to lower manufacturing test costs, provide field adaptable products and retard product obsolescence with field upgrade-able logic.
The TEST-IP Intellectual Property is coupled with the Eclipse Scan-Based Diagnostic and Test tools to provide a powerful combination software-hardware tools for automatic test pattern generation, debug, and validation prior to embedding test and configuration data into the customer's product or passing to the PT100 production tester.
Intellitech Corp. is focused on providing a complete customer solution early during the design phase that ensures success. The engineering and support team is dedicated only to providing a comprehensive low cost configuration and test strategy for the entire product. Over the years, the company has been successful in being the first-to-market and driving major technology changes in IEEE 1149.1 based configuration, debug and test. Intellitech’s PT100 Parallel Tester received the prestigious Test and Measurement World Editor’s Best-in-Test 2004 award.
Intellitech's customer base ranges from companies providing the latest networking products to ATE companies providing cutting edge semiconductor testers, from semiconductor manufacturers to space related companies providing satellites to large computer companies delivering multi-processor systems. The company's broad product selection, strong support team, and compelling value proposition have resulted in solid profitability and a strong balance sheet.
|
Related News
- Intellitech awarded first of several key patents related to its TEST-IP family of products for IEEE 1149.1 configuration and test
- New IEEE 1149.1-2012 JTAG standard, supporting re-usable IC test structures passes ballot
- SiliconXpress Provides One-Stop Design, Fab, Test, and Packaging Services as Newest Tensilica Design Center
- IPextreme and Texas Instruments Host Webinar on "cJTAG – IEEE 1149.7: Next Generation Test and Debug"
- Atmosic Introduces the Multiprotocol ATM34/e Series Adding 802.15.4 Support for Thread and Matter to its Bluetooth LE Portfolio
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |