Embedded FPGA to reach 65-nm in 2007, says M2000
(10/31/2006 7:51 AM EST)
PARIS — Claiming to be already delivering the densest embedded FPGA (eFPGA) at the 90-nanometer manufacturing node, M2000 SA is in the process of preparing FPGA intellectual property targeting 65-nanometer designs. The first 65-nm tapeout is expected during the first half of 2007, the company said.
"What we are doing here is much more than a mere porting [the 90-nm design] as we are enhancing our cell structure, by adding hardwired operators," said Frederic Reblewski, chief executive officer of M2000 (Paris, France). This addition eliminates the need to program basic operators, such as adders, in the lookup tables and as a result, embedded functions execute much faster while using the same amount of silicon, he explained.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks