Xilinx Announces Availability of Complete Logic Design Solution for Newest Virtex-5 LXT Platform
Latest 8.2i updates to ISE, PlanAhead and Chipscope Pro design software accelerate design closure and provides enhanced productivity for Virtex-5 LXT FPGAs
SAN JOSE, Calif., November 2, 2006 – Xilinx, Inc. (NASDAQ: XLNX) today announced availability of a complete logic design solution including an update to its Integrated Software Environment (ISE™) design tools for their newest Virtex™-5 LXT Platform FPGAs, the industry’s first FPGA to deliver hard-coded PCI Express® technology and Tri-mode Ethernet Media Controller (MAC) blocks. ISE 8.2i delivers a unique integrated timing closure environment and productivity-enhancing features, allowing users to fully exploit the connectivity, performance, and power advantages of the Virtex-5 LXT family. Updated tools include the latest service packs of the 8.2i versions of ISE™ Foundation, ChipScope™ Pro, and PlanAhead™ Design and Analysis Tool.
ISE 8.2i provides an implementation environment optimized to leverage the superior routing architecture of the Virtex-5 family and it’s enhanced diagonal routing which supports block-to-block connectivity with minimal hops. The release provides access to the many features of the Virtex-5 LXT including the industry’s lowest power 65nm transceiver, typically consuming less than 100mW per channel at 3.2 Gbps.
Complete Design Solution
The rich feature set of the ISE 8.2i design suite enables designers targeting Virtex-5 LXT devices to meet performance goals with greater certainty and reach design closure in less time. Xilinx users can maintain industry leading performance in even the largest FPGA design. With its unique Fmax technology, ISE delivers features such as next-generation physical synthesis with critical pre and post routing optimization for Virtex-5 LXT designs. Enhanced physical synthesis support for the new ExpressFabric technology reduces levels of logic and signal delay while packing designs more efficiently.
ISE Foundation 8.2i: Xilinx flagship design environment delivers a complete, front-to-back design solution. ISE Foundation 8.2i includes an integrated timing closure environment offering tighter correlation between logical and physical design domains. Automated cross-probing between constraint entry, timing analysis, floorplanning and implementation reports provides greater visibility and more efficient method for timing closure and debugging designs.
ChipScope Pro 8.2i: Enables on-chip debug at or near operating system speed. Available as an add-on option, the ChipScope Pro 8.2i solution reduces verification cycles by up to 50 percent. ChipScope Pro 8.2i users can now take advantage of on-chip verification for designs which take advantage of the integrated PCIe block of the Virtex-5 LXT family of Platform FPGAs.
WASSO Analysis
PlanAhead 8.2 allows designers to utilize a block-based design methodology to minimize routing congestion, simplify clocking and interconnect complexity, and explore implementation options to avoid problems downstream. Used in conjunction with ISE 8.2i, PlanAhead 8.2 software delivers a two-speed grade performance and cost advantage over competing offerings. PlanAhead 8.2 also includes functionality to perform WASSO Analysis on Virtex-5 LXT FPGA designs, allowing users to more easily limit the amount of ground bounce present immediately at the output of the FPGA and prevent corruption of the operation of other devices driven by the FPGA.
Pricing and Availability
Support for the Virtex-5 LXT Family of Platform FPGAs is available for download from the Xilinx Download site at www.xilinx.com/download . This offers additional device support for ISE Foundation customers on all supported platforms. For more information about the ISE 8.2i software suite, visit www.xilinx.com/ISE. PlanAhead 8.2 is available on all major operating systems as an option to the Xilinx ISE design suite. Single-user licenses start at $5,995 US list and include training. Multiple user licenses and training packages are also available. Free 30-day evaluation licenses are available for download at www.xilinx.com/planahead.
About Xilinx Virtex-5 FPGAs
Built upon the industry’s most advanced 65nm triple-oxide technology, breakthrough new ExpressFabric technology and proven ASMBL™ architecture, the Virtex-5 family represents the fifth generation in the award-winning Virtex product line. Key design team innovations in process technology, architecture and product development methodology have led to unprecedented performance and density gains with Virtex-5 FPGAs. Initial shipments of the Virtex-5 LX and LXT platforms began this year with future platforms to follow. For more information visit www.xilinx.com/virtex5.
About ISE
ISE software delivers programmable logic design solutions to over 300,000 users worldwide with an intuitive, front-to-back design environment for all Xilinx product families, including Virtex-4 and Virtex-5 Platform FPGAs, Spartan™-3 Generation FPGAs, and CoolRunner™-II CPLDs. All versions of ISE 8.2i software packages support Windows® 2000 and Windows XP and Linux® Red Hat®. Enterprise 3.0 and 4.0. ISE Foundation also supports Solaris® 2.8 and 2.9.
About Xilinx
Xilinx, Inc. is the worldwide leader of programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Virtex-5 LXT Platform FPGAs Used in NEC's SX-9; World's Fastest Vector Supercomputer
- Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform
- Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform
- Express Logic and Avnet Develop RTOS Support for Xilinx PowerPC 440 Processor on Virtex-5 FPGA
- PLDA announces immediate availability of PCIe 2.0 IP Core supporting new Xilinx Virtex-5 FXT FPGAs
Breaking News
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
Most Popular
E-mail This Article | Printer-Friendly Page |