VSIA Publicly Releases Updated Hard and Soft IP Tagging Standards; Freescale donates tag reader/writer to VSIA
The VSIA Hard IP and Soft IP Tagging standards are products of the organizations’ IP Protection (IPP) Pillar. These standards allow for designers to retain IP core information throughout the entire design process and ensure proper versions of the core have been integrated into the design.
Updates to the Hard IP Tagging Standard include:
Additional required key words for IP_Owner, Techno, Spec Version, Date and Time, and others
The Soft IP Tagging Standard was updated to reflect the Hard IP Tagging updates.
“Freescale developed the tag reader/writer for internal use and have found it extremely useful for version control and tracking an IP core throughout the design process,” said Renny Eisele, Director of IP Management at Freescale Semiconductor. “We decided to donate it to VSIA to encourage industry wide adoption of the hard and soft IP tags.”
The Tag IP Software (TIPS) donated to VSIA by Freescale enables users to utilize a common user interface to read and write tags into physical designs independent of the EDA tool used. The text tag information is maintained using an XML schema, easing the user interface and ensures that the tags are correct by construct. TIPS is composed of key components tagengine, gdstag, gift-lite and tips.il. The software is implemented in perl and the complete perl implementation for Linux® kernel and Solaris™ operating system is provided. The Tips.pm perl module is a key building block of the system.
About VSIA
The VSI Alliance (VSIA) is an open, international organization that includes representatives from all segments of the SoC industry: System houses, Semiconductor vendors, Electronic Design Automation (EDA) companies, and Intellectual Property (IP) providers. VSIA’s mission is to dramatically enhance the productivity of the SoC design community by providing leading edge commercial and technical solutions and insight into the development, integration and reuse of IP. VSIA has wide industry participation with more than 70 member companies from around the world. Membership is open to any company with an interest in the development and promotion of business solutions and open standards used in the design of System-on-Chip. For more information, visit the VSIA web site at www.vsi.org, or e-mail to info@vsi.org.
|
Related News
- VSIA Announces Release of QIP Metric Now Publicly Available with Hard IP Extension
- VSI Alliance Releases Hard IP Tagging Standard 1 2.0
- NIST Releases First 3 Finalized Post-Quantum Encryption Standards
- SEGGER releases new Embedded Studio for RISC-V with hard real-time C++ support
- JEDEC Publishes New and Updated Standards for Low Power Memory Devices Used in 5G and AI Applications
Breaking News
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |