eSilicon Enables Mistletoe Technologies Security System on a Chip
eSilicon provided Mistletoe with a full range of ASIC implementation expertise and support, including IP integration, physical design, Design-for-Test (DFT), IO and packaging design and assembly, and testing and qualification/characterization services for initial silicon prototypes and volume production.
“The Mistletoe SoC design was extremely challenging from a design perspective, as it incorporated several processing elements with tightly coupled memories, including high-speed external memory interfaces,” said Hao Nham, vice president and general manager of design services for eSilicon. “eSilicon and Mistletoe worked closely together on an optimal floorplan and layout, as well as proper IO design, to achieve their target performance requirements.”
“eSilicon enabled us to achieve first-pass success on our security SoC product,” added Kevin Rowett, Chief Technology Officer for Mistletoe Technologies. “Their attention to detail and exemplary system design enabled us to bring to market a highly reliable, high-performance security SoC.”
The companies also achieved first-pass success of the advanced flip-chip package. This was done by using an integrated approach for the package design and analysis, including custom design and layout of the high-speed memories, a redistribution layer (RDL) design, bump placement and substrate routing, and comprehensive noise modeling and analysis.
About eSilicon
eSilicon combines design and production expertise to develop and manufacture custom integrated circuits for leading electronics companies. The company offers system OEMs and fabless semiconductor companies a flexible, low-cost, lower-risk path to application-specific silicon. eSilicon delivers chips customized for a wide variety of applications including consumer, computer, communications and industrial devices. For more information, visit www.esilicon.com.
About Mistletoe Technologies
Headquartered in Cupertino, California, Mistletoe Technologies is shipping the industry’s first complete Security SoC (System-on-a-Chip), a comprehensive VPN/Firewall/Denial of Service (DoS) prevention appliance in silicon, running at multi-Gigabit speed. OEMs can now offer breakthrough performance and features bringing unmatched value to their end users. Mistletoe Technologies was founded in December 2002 and has received a total of $25M of funding from leading VC firms Sevin Rosen Funds, Worldview Technology Partners and Incubic Venture Capital. Further information on the company can be found at www.mistletoetech.com.
|
Related News
- SafeNet Announces Inline IPSec Security Engine for System on Chip Designs; Silicon-Proven IP Enables OEMs to Build Gigabit VPN Security into High Performance Processors
- Faraday Receives ISO/IEC 27001:2022 Certification for Information Security Management System
- VisualSim Antenna System Designer enables simulation of Antenna and Communication Systems
- Synopsys AI-Driven Design System Enables Renesas to Achieve Breakthrough in Productivity
- Lattice Extends Industry-leading Security and System Control to Automotive Applications
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |