Open-Silicon Licenses MIPS32(R) 24KEc(TM) Pro Core and Virage Logic Core-Optimized IP Kit for Future ASIC Development
MOUNTAIN VIEW, Calif. -- Nov. 20, 2006 -- MIPS Technologies, Inc. (Nasdaq: MIPS - News), a leading provider of industry-standard processor architectures and cores for digital consumer, networking, personal entertainment, communications and business applications, today announced that Open-Silicon, Inc. has selected the MIPS32® 24KEc(TM) Pro processor core to power advanced custom ASIC solutions for complex System-on-Chips (SoCs). Open-Silicon has developed a business model that simplifies IP selection and integration for ASIC designers.
Open-Silicon has also licensed a 90-nanometer (nm) Core-Optimized IP Kit, jointly developed by MIPS Technologies and Virage Logic. This kit, comprised of Virage Logic's Area, Speed and Power (ASAP) Memory(TM) and ASAP Logic(TM) High-Speed (HS) IP, provides MIPS Technologies' customers with IP that has been specifically tuned to maximize the performance of MIPS32 processors.
MIPS Technologies and Virage Logic are valuable components of the OpenMODEL(TM), Open-Silicon's alternative to a traditional ASIC development process. Created to minimize risk, lower costs and boost the integrity of the final product, OpenMODEL gives customers access to qualified processor IP, manufacturing, test, and packaging providers, allowing them to make informed choices at every step of the development cycle. Open-Silicon's design methodology is then applied to produce reliable, predictable ASICs at significantly lower cost.
"Our unique business strategy works because our customers know that they have access to best-in-class, highly qualified intellectual property that will meet and exceed their design requirements," said Dr. Satya Gupta, vice president of engineering for Open-Silicon. "We're delighted to add the combined expertise of two industry leaders like MIPS Technologies and Virage Logic to our rapidly growing network of solutions partners."
"Open-Silicon's compelling business model provides chip makers with a smart strategy to succeed in a cost-conscious and highly competitive environment," said Brad Holtzinger, vice president of sales for MIPS Technologies. "We're looking forward to helping Open-Silicon's customers implement successful MIPS-Based(TM) designs for a new generation of digital consumer products."
"We're very pleased that our collaborative efforts with MIPS Technologies and Open-Silicon are continuing to provide our mutual customers with integrated solutions that help them meet their high performance system design requirements," said Jim Ensell, senior vice president of marketing and business development for Virage Logic. "The Core-Optimized IP Kit targets the MIPS32 24KEc core for manufacture on TSMC's 90nm G process and can achieve clock frequencies of 660 MHz, providing higher performance than competitive solutions."
About the MIPS32 24KE(TM) Family
The MIPS32 24KE(TM) core family leverages the high performance 24K(TM) microarchitecture while incorporating the MIPS® DSP Application-Specific Extension (ASE). These instructions provide signal processing performance of up to 3x over a range of embedded applications compared to RISC implementations without the DSP ASE, while significantly reducing overall SoC die area, cost and power consumption. The 24KEc Pro core allows SoC designers to write their own instruction set extensions to create highly differentiated and competitive products.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer, networking, personal entertainment, communications and business applications. The company drives the broadest architectural alliance that delivers 32- and 64-bit embedded RISC solutions to the embedded market, and in combination with its licensees, offers the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products worldwide. MIPS Technologies licenses its intellectual property (IP) to today's leading semiconductor companies, ASIC developers and system OEMs.
Today, MIPS-Based designs are integrated in millions of products around the world, including broadband devices from Linksys, digital cameras from Canon, DTVs and entertainment systems from Sony, DVD Recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco and laser printers from Hewlett Packard. Founded in 1998, MIPS Technologies is based in Mountain View, California, with offices worldwide. For more information, please contact (650) 567-5000 or visit http://www.mips.com .
About Open-Silicon, Inc.
Open-Silicon, Inc. is a fabless ASIC company delivering the most cost- effective, predictable and reliable custom ASIC solution to electronics product customers worldwide. Open-Silicon's OpenMODEL is the semiconductor industry's first end-to-end custom ASIC solution based on a business model that provides a seamless, low-cost, low risk alternative to traditional models for complex ASIC design and development. For more information, visit Open- Silicon's website at www.open-silicon.com or call 408-240-5700.
|
Related News
- Virage Logic and MIPS Technologies Collaborate to Offer Core-Optimized IP Kits for MIPS32(R) 24K(R), 24KE(TM) and 34K(TM) Core Families Via www.viragelogic.com
- Virage Logic and MIPS Technologies Introduce New Core-Optimized IP Kits for MIPS32(R) 24K(R), 24KE(TM) and 34K(TM) Core Families in 90nm G Process
- Open-Silicon Adopts Broad Range of MIPS(R) Cores to Speed Time-to-market for Next-generation ASIC Designs
- China's Premier IC Design Firm Licenses MIPS32(R) 24KEc(TM) Pro Core to Develop Next-Generation Multimedia Solutions
- Open-Silicon and Virage Logic Partner to Deliver Silicon Proven IP for SoC Design
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |