Credence invests in test IP firm, plans new series for ASICs and Rambus testing
![]() |
Credence invests in test IP firm, plans new series for ASICs and Rambus testing
By Semiconductor Business News
June 26, 2000 (10:49 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000626S0017
FREMONT, Calif. -- Credence Systems Corp. here today announced plans to take a 19.8% stake in NewMillennia Solutions Inc. of Irvine, Calif., which offers test intellectual property and development technology that lowers costs. Credence said it now plans to work with NMS to create new low-cost test solutions for Rambus memories and high-performance ASIC chips. "NMS has demonstrated an expertise in developing test platforms for Rambus DRAM memory and, working together, we will leverage the technology expertise of both companies to deliver a new line of test solutions tailored to high-volume, high-performance ASIC applications," said Graham Siddall, president and CEO of Credence. Graham will join the board of directors at the test IP supplier. The amount of the investment was not disclosed. In addition to test-related IP development, NMS markets test equipment for high-volume Rambus memory modules. The company said it has received orders for i ts recently introduced ATS800 test system from an unidentified major DRAM supplier. NMS said its "Native Based Test Environment" will lower test costs by 50% or more. "Additionally, working with Credence, NMS will leverage its existing IP technology developed for Rambus DRAM testing to expand beyond the memory business," said Jim Ellis, president and CEO of NMS. Ellis is a 10-year veteran of Intel Corp. prior to joining the Irvine test IP supplier. For Rambus Inc., the partnership between Credence and NMS is significant because it will "help drive down the cost of manufacturing Rambus-based modules and logic chips," said Laura Fleming, vice president of alliances and infrastructure at Rambus in Mountain View, Calif.
Related News
- Fluence Technology Announces TDS WaveBridge Support for Credence Quartet Series of Mixed-Signal Test Systems
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- Labwise by Allegro DVT Introduces StreamWise-ATSC Test Suites to Accelerate Conformance Testing of ATSC 3.0 Receivers
- Weebit Nano demo chips integrating its embedded ReRAM module successfully complete functional testing phase
- NUVIA Raises $240M Series B Funding as it Accelerates Plans to Deliver Industry Leading CPU Performance to the Data Center
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |