NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Pressures tilt wireless apps toward System-in-Package (SiP)
(11/22/2006 1:04 PM EST)
System-in-Package (SiP) technology has begun to challenge SoC implementations as a high-level design strategy for selected wireless applications because of lengthening SoC design cycles and other factors.
Speaking at a meeting of the Wireless Communications Alliance (WCA), three representatives of chip design houses specializing respectively in Wi-Fi, UWB and WiMAX noted that the SoC vs. SiP decision is still a difficult one.
But as many of SiP's manufacturing and design-tool are being resolved, it is becoming a viable option in cases were a quick development cycle is needed, an advanced IC process technology node is to be utilized, when the system integrates multiple radios (cell phone, Wi-Fi and Bluetooth, for example) or when the protocol to be instantiated in silicon has not had its final standards vote.
Winston Sun, a senior member of the technical staff at Wi-Fi chip vendor Atheros Communications, said that design cost and development time of SoC technology tends to rise exponentially as design complexity increases. On the other hand, Sun said, cost and development time track more or less linearly with design complexity with SiP technology.
E-mail This Article | Printer-Friendly Page |
Related News
- Sequans Provides Chips to USI to Develop Mobile WiMAX End User Devices and System-in-Package (SIP) Modules
- Fukuoka Intelligent Cluster Laboratory Chooses eASIC’s Nextreme Devices for its Unique System-in-Package (SiP) Development
- Inapac Technology Releases New DRAM IP Designs Optimized for System-in-Package (SiP) Applications
- System-in-package (SIP) may not be that simple
- High Cost of SOC Forces Look at system-in-package (SiP)
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity