Pressures tilt wireless apps toward System-in-Package (SiP)
(11/22/2006 1:04 PM EST)
System-in-Package (SiP) technology has begun to challenge SoC implementations as a high-level design strategy for selected wireless applications because of lengthening SoC design cycles and other factors.
Speaking at a meeting of the Wireless Communications Alliance (WCA), three representatives of chip design houses specializing respectively in Wi-Fi, UWB and WiMAX noted that the SoC vs. SiP decision is still a difficult one.
But as many of SiP's manufacturing and design-tool are being resolved, it is becoming a viable option in cases were a quick development cycle is needed, an advanced IC process technology node is to be utilized, when the system integrates multiple radios (cell phone, Wi-Fi and Bluetooth, for example) or when the protocol to be instantiated in silicon has not had its final standards vote.
Winston Sun, a senior member of the technical staff at Wi-Fi chip vendor Atheros Communications, said that design cost and development time of SoC technology tends to rise exponentially as design complexity increases. On the other hand, Sun said, cost and development time track more or less linearly with design complexity with SiP technology.
E-mail This Article | Printer-Friendly Page |
Related News
- Sequans Provides Chips to USI to Develop Mobile WiMAX End User Devices and System-in-Package (SIP) Modules
- Fukuoka Intelligent Cluster Laboratory Chooses eASIC’s Nextreme Devices for its Unique System-in-Package (SiP) Development
- Inapac Technology Releases New DRAM IP Designs Optimized for System-in-Package (SiP) Applications
- System-in-package (SIP) may not be that simple
- High Cost of SOC Forces Look at system-in-package (SiP)
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards