English
Commentary: Lower test costs start with IC design
James T. Healy, CEO of LogicVision, Inc.
(11/23/2006 9:00 AM EST), EE Times
What do cost of test and weather have in common? To paraphrase Mark Twain, it seems like everybody talks about it, but nobody does anything about it. We can't do much about the weather but we can do something about test costs.
A few semiconductor industry leaders have figured out how to contain this problem by attacking test costs at the source — at the chip design level. But this perspective on cost reduction requires such a great degree of both creative thinking and corporate resolve that many businesses may find it challenging to create the necessary motivational changes to reap the reward.
Everybody agrees that cost of test is rising. At the recent International Test Conference (ITC) in Santa Clara California, Nvidia Corp.'s Chris Malachowsky said that test accounts for about 4-5 percent of the manufacturing cost. In addition, he said, yield costs, which include the costs for final testing and packaging, add an additional 5.5 percent to the total cost.
(11/23/2006 9:00 AM EST), EE Times
What do cost of test and weather have in common? To paraphrase Mark Twain, it seems like everybody talks about it, but nobody does anything about it. We can't do much about the weather but we can do something about test costs.
A few semiconductor industry leaders have figured out how to contain this problem by attacking test costs at the source — at the chip design level. But this perspective on cost reduction requires such a great degree of both creative thinking and corporate resolve that many businesses may find it challenging to create the necessary motivational changes to reap the reward.
Everybody agrees that cost of test is rising. At the recent International Test Conference (ITC) in Santa Clara California, Nvidia Corp.'s Chris Malachowsky said that test accounts for about 4-5 percent of the manufacturing cost. In addition, he said, yield costs, which include the costs for final testing and packaging, add an additional 5.5 percent to the total cost.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Virage Logic Delivers Faster Time-to-Market, Lower Test Costs, Smaller Area and Better Yield with Third-Generation STAR Memory System(TM)
- Commentary: More chip makers going 'fabless' to lower costs
- LogicVision announces new generation embedded test solutions -- LV4 enbling rapid delivery of quality SoCs at lower costs
- LogicVision calls on 'ET' 4.0 to lower test costs for SoCs
- Sondrel's latest reference IP platform enables ultra-powerful signal and data processing SoCs to be created faster for lower costs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards