First Silicon Solutions Introduces Eclipse-Based Navigator IDE For MIPS New SOC-it Platform
Portland, OR, November 28, 2006 -- First Silicon Solutions (FS2), a division of MIPS Technologies, Inc. (NASDAQ: MIPS), today announced the Eclipse-based Navigator™ IDE (Integrated Development Environment) for MIPS-Based™ software development. The FS2 Navigator IDE supports all MIPS32 ® and MIPS64 ® processor cores and is fully integrated with the MIPS ® GNU-based SDE toolkit, providing design engineers with a complete development environment and a rich set of software utilities that is easy to install and use.
Since Eclipse is rapidly becoming an embedded industry standard for IDE with vendors seamlessly integrating sophisticated editing, compilation, debug and program management tools, FS2 has leveraged this power and extensibility as a control environment and user interface for their system level debug tools.
The integration of the Eclipse framework for MIPS-Based software development is another component of MIPS Technologies new SOC-it ® platform. Fully tested and validated under the MIPS-Verified™ program, the SOC-it platform will be implemented with MIPS Technologies and third party IP, leveraging a robust ecosystem that includes system-level debug tools to help ensure full software support for SOC-it platforms.
Automated Installation Process
Embedded software developers increasingly expect complete and easy to use out-of-the-box tool solutions. FS2 Navigator IDE completely automates the installation process for the MIPS SDE toolkit. The Navigator IDE installs the necessary Windows components of the GNU tools with all of the appropriate switches and options, installs the SDE GNU compiler and utilities, and launches the Eclipse-based Navigator IDE.
Support for System-level Debug Solutions
The foundation of the FS2 tool environment is the JTAG-based System Navigator™ Probe that provides the physical link to the target system. This probe enables access to all of the debug features available in all MIPS® cores, including EJTAG, PDtrace™ and real-time PC sampling. The Navigator IDE is the "cockpit" that enables all of the views of these powerful silicon-based debug features.
FS2 Navigator IDE is Extensible
A comprehensive debug environment has to be extensible. Since the Navigator IDE is Eclipse-based, it supports Eclipse plug-ins which allow debug capability to be added seamlessly to the Navigator IDE. Plug-ins include features like RTOS awareness and system level debug features, such as bus analyzers or multicore debug utilities. In addition to adding support for system-level debug tools specific to the MIPS Technologies environment, Eclipse plug-ins offer access to the growing base of third-party software utilities, including source code editors, browsers, syntax checking, and program management.
Core-centric debug features like EJTAG and PDtrace are just part of the FS2 portfolio of system-level debug solutions. FS2 debug IP also supports bus analysis and multi-core debugging. The FS2 debug environment is extensible to heterogeneous multi-core debugging applications, such as integrating systems analysis of multiple MIPS-Based and DSP cores, or trace of OCP, AMBA or custom bus interfaces. The Navigator IDE ensures a comprehensive software development environment with sophisticated features, ease of use, and minimal ongoing cost to the MIPS system developer.
Availability
FS2 Navigator IDE for MIPS cores is available now. Contact FS2 or visit http://www.fs2.com for information.
About FS2
First Silicon Solutions specializes in hardware verification and debug technologies including on-chip instrumentation, custom silicon IP, development tools and design services for programming, testing and debug of embedded systems in FPGA, SoC, SOPC, ASSP and ASIC designs. FS2 provides full system solutions with IP blocks for processor, logic and complex system-level designs, along with hardware and software tools for improved debug and analysis at all stages in the development cycle - from system design and verification to software development and optimization. FS2 products enable silicon vendors and their customers to take their designs from "first silicon" to production faster, with a better understanding of the design performance and overall operation - for faster time-to-market and higher quality products. FS2 is a division of MIPS Technologies, Inc.
About MIPS Technologies
MIPS Technologies, Inc. (NASDAQ: MIPS) is a leading provider of industry-standard processor architectures and cores for digital consumer, networking, personal entertainment, communications and business applications. The company drives the broadest architectural alliance that delivers 32- and 64-bit embedded RISC solutions to the embedded market, and in combination with its licensees, offers the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products worldwide. MIPS Technologies licenses its intellectual property (IP) to today's leading semiconductor companies, ASIC developers and system OEMs.
Today, MIPS-Based designs are integrated into millions of products around the world, including broadband devices from Linksys, digital cameras from Canon, DTVs and entertainment systems from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is based in Mountain View, California, with offices worldwide. For more information, please contact (650) 567-5000 or visit http://www.mips.com.
|
Related News
- MIPS Technologies Unveils New SOC-it(R) Platform Strategy for MIPS-Based(TM) SoCs
- Synopsys to Enable New Levels of Insight into SoC Designs and Systems with Industry's First Silicon Lifecycle Management Platform
- HDL Design House Introduces Expandable SoC IoT Platform
- PRO DESIGN Introduces Zynq UltraScale+ Based FPGA SoC and IP Prototyping Platform
- Mantaro Introduces an Advanced Development Platform for the Altera Arria 10 SoC
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |