Rambus Technology is Adopted in PLAYSTATION3 Computer Entertainment System
XDR™ and FlexIO™ interface solutions deliver unprecedented performance in latest computer entertainment system
Rambus Developer Forum, Tokyo, Japan -- November 30, 2006 -- Consumer devices are setting the pace for innovation in digital electronics. Rising consumer demands for richer graphics, stunning visuals and real-world physics require technology at the leading-edge. At Rambus (NASDAQ: RMBS), this type of innovation is a core competence, and today Rambus is proud to announce that its XDR™ memory and FlexIO™ processor bus interface technologies are featured in the PLAYSTATION®3 (PS3™) computer entertainment system.
"The Rambus XDR memory and FlexIO interfaces are integral to enhancing the overall system performance for PS3," said Izumi Kawanishi, corporate executive of Sony Computer Entertainment Inc. "Rambus engineers and project managers have given us confidence throughout the development program and enabled us to deliver the most advanced computer entertainment system in the world."
Designed from the ground up for breakthrough performance, the PS3 computer entertainment system employs four XDR DRAM devices, providing 256MB of memory capacity. The Rambus XDR memory interface and FlexIO processor bus account for 90% of the Cell Broadband Engine™ signal pins, enabling an unprecedented aggregate bandwidth of over 65 gigabytes-per-second in PS3.
The Rambus XDR memory interface connecting to XDR DRAMs achieves data rates of 3.2GHz to 8.0GHz. FlexIO processor buses are capable of running up to 8.0GHz data rates, providing bandwidth more than four times faster than best-of-class processor buses available today. Clock signals to the XDR DRAMs are provided by Rambus XCG clock generators.
"We are honored to have worked with Sony Computer Entertainment on this project for the last three years and are excited to see PS3 launch to tremendous acclaim," said Harold Hughes, president and chief executive officer at Rambus. "PS3 is by far the most advanced system on the market today, capable of extremely rich and compelling graphics, bringing us closer to real-life images."
Rambus high-speed interfaces are developed as complete solutions for high-volume, low-cost systems. For more information on the XDR memory architecture consisting of the XDR DRAM device, the XCG (XDR Clock Generator), the XIO controller interface cell, and the XDR memory controller (XMC), as well as the next generation of XDR, the 8GHz XDR2 DRAM with micro-threading, please visit www.rambus.com/xdr.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed chip interfaces. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' technology and products solve customers' most complex chip and system-level interface challenges enabling unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as its family of leadership and industry-standard interface products. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan, Korea and Taiwan. Additional information is available at www.rambus.com.
|
Related News
- Qimonda Started Volume Production of Rambus XDR DRAM for PlayStation(R)3 Computer Entertainment System
- Rambus XDR Memory Architecture Adopted in Texas Instruments DLP Projector System
- Rambus Technology Provides Unprecedented Bandwidth to Sony Computer Entertainment's Playstation 3
- Rambus Signs Technology License Agreements With Sony, Sony Computer Entertainment and Toshiba
- DSP Concepts and Analog Devices Collaborate on Solution for Rapid Design of In-Vehicle Audio Entertainment Systems
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |