Intel to use Newmonics' PERC with Xscale processor
![]() |
Intel to use Newmonics' PERC with Xscale processor
By Loring Wirbel, EE Times
December 17, 2001 (1:14 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011217S0032
LISLE, Ill. Newmonics Inc. has received a third round of funding of undisclosed size from Intel Capital, the venture arm of Intel Corp. Intel has agreed to use Newmonics' PERC Java virtual machine as part of its Xscale processing architecture, and Newmonics plans to optimize PERC for use in such applications. Founded in 1996, Newmonics originally offered its PERC development environment for wireless and transportation applications. Last May, the company expanded into internetworking with its "PERC for Intelligent Networks" program, teaming with Metrowerks Inc. to add the latter company's CodeWarrior tools to the PERC suite. The version of PERC optimized for Intel processors will be offered in early customer licenses in January, followed by general availability in the second quarter of 2002.
Related News
- Intel's XScale architecture debuts in network-processor chip set
- Synopsys Demonstrates Industry's First PCI Express 5.0 IP Interoperability with Intel's Future Xeon Scalable Processor
- Dialog Semiconductor delivers critical system power management for tablets based on the next generation Intel Atom processors
- UBM TechInsights takes first look inside Intel's latest Ivy Bridge processor
- Tensilica Confirms New Intel Media Processor for Consumer Electronics Devices Uses Company's HiFi 2 Audio Processor
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |