Virage Logic and Tensilica Introduce Core-Optimized IP Kits for Tensilica's Diamond Standard Processors
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Kits are Optimized to Meet Area, Performance and Power Requirements
SANTA CLARA and FREMONT, Calif., – December 11, 2006 – Tensilica Inc. and Virage Logic Corp. (NASDAQ:VIRL), a pioneer in Silicon Aware IP™ and leading provider of semiconductor intellectual property (IP) platforms, today introduced sixteen specially designed Core-Optimized IP Kits for Tensilica’s Diamond Standard processor family members for manufacture on TSMC’s 130-nanometer (nm) and 90nm G processes. The new Core-Optimized IP Kits consist of Virage Logic’s Area, Speed and Power (ASAP) ASAP Memory™ and ASAP Logic™ IP, and are optimized for each of the Diamond cores to allow designers to target area, performance or power.
“As the industry’s trusted IP partner, we’re pleased to collaborate with Tensilica to provide our mutual customers with physical IP that is specifically tuned to optimize the performance of Tensilica’s Diamond Standard product line processor cores,” stated Jim Ensell, senior vice president of marketing and business development at Virage Logic. “By making the Core-Optimized IP Kits available via our website, we’re making this solution easily accessible and also helping our customers accelerate their silicon success.”
“We’ve worked with Virage Logic for several years, and they’ve been an outstanding IP provider for our customers,” stated Steve Roddy, Tensilica’s vice president of marketing. “Our Xtensa® customers have completed many designs with Virage Logic’s libraries. Now, with physical IP optimized for our Diamond Standard processors, we expect to provide our mutual customers with a greater competitive advantage.”
The Core-Optimized IP Kits target four of Tensilica’s Diamond Standard processors, a set of off-the-shelf synthesizable cores that range from area-efficient, low-power controllers to an audio processor and a high-performance DSP, all of which lead the industry in their respective categories both in lowest power and highest performance. The Core-Optimized IP Kits provide access to Virage Logic’s silicon proven embedded memory IP and standard cell libraries to meet a variety of market requirements.
Availability
Virage Logic’s Core-Optimized IP Kits for Tensilica’s Diamond Standard processors, tuned to TSMC’s 130nm and 90nm G process, are now available for general distribution from Virage Logic. Evaluation kits may be downloaded free of charge from www.viragelogic.com. For more information, please contact info@viragelogic.com.
About Virage Logic Corporation
Founded in 1996, Virage Logic Corporation (NASDAQ:VIRL) rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Now, as the company celebrates its 10th anniversary, it is the leading independent physical IP provider. The company offers semiconductor IP platforms comprising embedded memories, logic, and I/Os and is pioneering the development of a new class of IP called Silicon Aware IP™. Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP to help ensure manufacturability and optimized yield at the advanced process nodes. Virage Logic's highly differentiated product portfolio delivers higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, and computer and graphics markets. The company uses its FirstPass-Silicon™ Characterization Lab for certain products to help ensure high quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was recently named Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide. For more information, visit www.viragelogic.com.
About Tensilica
Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica’s low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.
|
Related News
- Virage Logic and MIPS Technologies Introduce New Core-Optimized IP Kits for MIPS32(R) 24K(R), 24KE(TM) and 34K(TM) Core Families in 90nm G Process
- Virage Logic and MIPS Technologies Collaborate to Offer Core-Optimized IP Kits for MIPS32(R) 24K(R), 24KE(TM) and 34K(TM) Core Families Via www.viragelogic.com
- Virage Logic and MIPS Technologies Accelerate Processor Performance With Core-Optimized IP Kits
- Express Logic ThreadX Available for Tensilica's New Third-Generation Diamond Standard Dataplane Processor Cores
- Express Logic Introduces ThreadX RTOS Support for Tensilica's New Diamond Standard 106Micro
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |