English
Bluespec Begins Volume Shipment of SystemC Synthesis
ESEComp Touted as First ESL Control Logic Synthesis for SystemC
WALTHAM, Mass. -- December 14, 2006 -- Bluespec Inc., developer of the only electronic system level (ESL) synthesis for control logic and complex datapaths in chip design, today said that it has begun volume shipments of its ESEComp, synthesis for SystemC-based hardware design.
System C has been used for transaction-level modeling without an effective path to implementation. Now designers can write very abstract transaction level models, refine them to a transaction-level design and automatically generate register transfer level (RTL) code from there. "RTL implementation is giving way to ESL implementation," says Shiv Tasker, CEO Bluespec.
Announced earlier this year, ESEComp is the first ESL control logic synthesis software to support the SystemC language. It allows models and designs written at a high-level, including complex control and datapaths, to be generated into efficient RTL code. As a SystemC-based synthesis tool, it unifies architecture modeling, software prototyping and implementation at a high-level of abstraction, and is the only general purpose SystemC synthesis solution bridging ESL and RTL.
There is a free download of the ESL Synthesis Extensions (ESE, pronounced csc) to SystemC available through Bluespec's website (http://www.bluespec.com). This free version supports the ESL Synthesis language extensions for untimed simulations with the standard OSCI SystemC simulator.
ESEComp supports Red Hat Linux operating systems.
About Bluespec
Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high-quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling (781) 250-2200.
WALTHAM, Mass. -- December 14, 2006 -- Bluespec Inc., developer of the only electronic system level (ESL) synthesis for control logic and complex datapaths in chip design, today said that it has begun volume shipments of its ESEComp, synthesis for SystemC-based hardware design.
System C has been used for transaction-level modeling without an effective path to implementation. Now designers can write very abstract transaction level models, refine them to a transaction-level design and automatically generate register transfer level (RTL) code from there. "RTL implementation is giving way to ESL implementation," says Shiv Tasker, CEO Bluespec.
Announced earlier this year, ESEComp is the first ESL control logic synthesis software to support the SystemC language. It allows models and designs written at a high-level, including complex control and datapaths, to be generated into efficient RTL code. As a SystemC-based synthesis tool, it unifies architecture modeling, software prototyping and implementation at a high-level of abstraction, and is the only general purpose SystemC synthesis solution bridging ESL and RTL.
There is a free download of the ESL Synthesis Extensions (ESE, pronounced csc) to SystemC available through Bluespec's website (http://www.bluespec.com). This free version supports the ESL Synthesis language extensions for untimed simulations with the standard OSCI SystemC simulator.
ESEComp supports Red Hat Linux operating systems.
About Bluespec
Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high-quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling (781) 250-2200.
|
||||||
Related News
- Bluespec Plugs ESL Synthesis Hole in SystemC
- BrainChip Begins Volume Production of Akida AI Processor
- Everspin Begins 40nm STT-MRAM Volume Production
- CoinTerra begins shipment of the TerraMiner IV - the world's fastest Bitcoin miner
- Forte Design Systems Announces Cynthesizer 5 SystemC High-Level Synthesis
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |