English
Bluespec Begins Volume Shipment of SystemC Synthesis
ESEComp Touted as First ESL Control Logic Synthesis for SystemC
WALTHAM, Mass. -- December 14, 2006 -- Bluespec Inc., developer of the only electronic system level (ESL) synthesis for control logic and complex datapaths in chip design, today said that it has begun volume shipments of its ESEComp, synthesis for SystemC-based hardware design.
System C has been used for transaction-level modeling without an effective path to implementation. Now designers can write very abstract transaction level models, refine them to a transaction-level design and automatically generate register transfer level (RTL) code from there. "RTL implementation is giving way to ESL implementation," says Shiv Tasker, CEO Bluespec.
Announced earlier this year, ESEComp is the first ESL control logic synthesis software to support the SystemC language. It allows models and designs written at a high-level, including complex control and datapaths, to be generated into efficient RTL code. As a SystemC-based synthesis tool, it unifies architecture modeling, software prototyping and implementation at a high-level of abstraction, and is the only general purpose SystemC synthesis solution bridging ESL and RTL.
There is a free download of the ESL Synthesis Extensions (ESE, pronounced csc) to SystemC available through Bluespec's website (http://www.bluespec.com). This free version supports the ESL Synthesis language extensions for untimed simulations with the standard OSCI SystemC simulator.
ESEComp supports Red Hat Linux operating systems.
About Bluespec
Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high-quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling (781) 250-2200.
WALTHAM, Mass. -- December 14, 2006 -- Bluespec Inc., developer of the only electronic system level (ESL) synthesis for control logic and complex datapaths in chip design, today said that it has begun volume shipments of its ESEComp, synthesis for SystemC-based hardware design.
System C has been used for transaction-level modeling without an effective path to implementation. Now designers can write very abstract transaction level models, refine them to a transaction-level design and automatically generate register transfer level (RTL) code from there. "RTL implementation is giving way to ESL implementation," says Shiv Tasker, CEO Bluespec.
Announced earlier this year, ESEComp is the first ESL control logic synthesis software to support the SystemC language. It allows models and designs written at a high-level, including complex control and datapaths, to be generated into efficient RTL code. As a SystemC-based synthesis tool, it unifies architecture modeling, software prototyping and implementation at a high-level of abstraction, and is the only general purpose SystemC synthesis solution bridging ESL and RTL.
There is a free download of the ESL Synthesis Extensions (ESE, pronounced csc) to SystemC available through Bluespec's website (http://www.bluespec.com). This free version supports the ESL Synthesis language extensions for untimed simulations with the standard OSCI SystemC simulator.
ESEComp supports Red Hat Linux operating systems.
About Bluespec
Bluespec Inc. manufactures an industry standards-based Electronic Design Automation (EDA) toolset that significantly raises the level of abstraction for hardware design while retaining the ability to automatically synthesize high-quality RTL, without compromising speed, power or area. The toolset, the only one focused on control and complex datapaths, allows ASIC and FPGA designers to reduce design time, bugs and re-spins that contribute to product delays and escalating costs. More information can be found on www.bluespec.com or by calling (781) 250-2200.
|
||||||
Related News
- Bluespec Plugs ESL Synthesis Hole in SystemC
- BrainChip Begins Volume Production of Akida AI Processor
- Everspin Begins 40nm STT-MRAM Volume Production
- CoinTerra begins shipment of the TerraMiner IV - the world's fastest Bitcoin miner
- Forte Design Systems Announces Cynthesizer 5 SystemC High-Level Synthesis
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |