eInfochips Supports the Mentor Graphics' Questa(TM) Vanguard Program for AMBA AHB SystemVerilog Verification Component
"Reduced cost & time-to-verify complex SoCs are some of the direct customer benefits associated with using AMBA AHB VC," said Tapan Joshi, Vice President marketing at eInfochips. "eInfochips' object-oriented verification methodology easily supports scalability and re-usability in verification components, enabling them to be used across different modules and projects."
"The Questa(TM) Vanguard Program (QVP) offers enhanced verification options for Questa users and helps build a comprehensive SystemVerilog ecosystem. Through the Questa Vanguard Program the AMBA AHB verification component provides an integrated development environment, which enables customers to work with assertions, coverage and edit code, view waveforms all in a single window, resulting in reduced time-to-debug," said Dennis Brophy, Mentor Graphics director of strategic business development, Design Verification and Test division.
An Integrated Solution for AMBA AHB Verification
The AMBA AHB SystemVerilog verification component is suitable for verification of AMBA AHB master and slave DUT. The AMBA AHB VIP provides all necessary building blocks to easily test master/salve DUT with the AHB protocol. The verification component can be configured as host, device or monitor and allows module & system level verification along with comprehensive list of assertions.
eInfochips has an extensive portfolio of design and verification IP with domain expertise in industry-standard bus interfaces, communication protocols and SAN technologies.
Availability
Deliverables include fully verified Verification Component code with User guide, release notes and test suite. eInfochips' verification experts meet customer requirements related to integrating VCs into test environment and other support-related issues.
The Verification Component is available from eInfochips; for pricing details about AHB VIP contact sales@einfochips.com; www.einfochips.com.
About eInfochips
eInfochips is a leading provider of ASIC/SoC design & verification services, embedded system solutions and IP cores. eInfochips' capabilities extend from Specification to System, with knowledge spanning silicon design & verification, physical design, board design and embedded firmware development. The company's India and U.S. design centers have delivered SoC and embedded solutions to a variety of customers thus increasing cost-effectiveness, reducing time-to-market and growing their market strength.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT - News) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $750 million and employs approximately 4,100 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; World Wide Web site: http://www.mentor.com/.
|
Related News
- BitSim joins Mentor Graphics's Questa Vanguard Program (QVP)
- Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
- Mentor Graphics Adds Memory Models to Create Industry's First Complete UVM SystemVerilog Verification IP Library
- Mentor Graphics Adds ARM AMBA 5 AHB Verification IP to Mentor Enterprise Verification Platform
- Mentor Graphics Questa and Veloce Verification Platforms Add Cache Coherency and Interconnect Performance for ARM AMBA 5 CHI and AMBA 4 ACE Designs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |