ARM Announces First Production-Ready DDR1 And DDR2 Memory Interface IP On TSMC 90-Nanometer Process
CAMBRIDGE, UK. — Dec, 19, 2006 - ARM [(LSE:ARM); (NASDAQ:ARMHY)] today announced the availability of the ARM® Velocity™ DDR1 and DDR2 (1/2) memory interface in its Artisan® physical IP family to support TSMC’s 90-nanometer (nm) general-purpose process. The ARM Velocity DDR1/2 memory interface is the first 90-nm production-ready IP to pass TSMC's IP quality assurance test.
“We are devoted to working with our IP partners to make high-quality IP available to be incorporated into our customer’s leading-edge designs in the least amount of time,” said Kuo Wu, deputy director of design services marketing at TSMC. “Under our strict guidelines for IP qualification, the ARM Velocity DDR1/2 memory interface has remarkably achieved first-silicon success on our 90-nm process.”
The ARM 90-nm Velocity DDR1/2 memory interface solutions include multiple sets of programmable on-die termination (ODT) and output driver impedance control, with all terminations capable of achieving high impedance accuracy using ARM advanced dynamic calibrator circuits. Both features improve the overall signal integrity and total available timing margin to allow quick timing closure for high-speed system designs. The 90-nm Velocity DDR1/2 memory interface delivers optimum solutions that allow scaling of power and performance for a wide variety of applications needing SDRAMs, such as mainstream PCs, networks and servers. These double data rate solutions for DDR1 and DDR2 operate at up to 800 Mbps data rate and implement the complete interfaces between the SDRAM component and the memory controller.
“ARM is committed to producing high-quality, proven IP for customers to ensure their SoC design success,” said Brent Dichter, general manager, Physical IP, ARM. “Attaining TSMC IP quality certification for the Velocity DDR1/2 memory interface solution exemplifies the quality of ARM physical IP, and gives our mutual customers a SoC solution they can trust.”
Availability
ARM Velocity DDR1/2 memory interface solutions on the TSMC 90-nm process are immediately available. The DDR1/2 front-end solutions for TSMC 90-nm process can be downloaded on the ARM Web site at www.arm.com at no charge to licensed designers. DDR back-end solutions are available through local ARM sales channels.
About ARM
ARM designs the technology that lies at the heart of advanced digital products, from mobile, home and enterprise solutions to embedded and emerging applications. ARM’s comprehensive product offering includes 16/32-bit RISC microprocessors, data engines, graphics processors, digital libraries, embedded memories, peripherals, software and development tools, as well as analog functions and high-speed connectivity products. Combined with the company’s broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. More information on ARM is available at http://www.arm.com.
|
Arm Ltd Hot IP
Related News
- Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction; Applied Materials, ARM, Cadence and TSMC Integrated Capabilities Deliver Silicon-Validated Power Reduction
- MoSys' 1T-SRAM embedded memory silicon-verified on 90-nanometer process
- Altera and TSMC Collaborate on Nexsys Based 90-Nanometer Process Technology for PLDs
- MoSys 1T-SRAM Embedded Memory Technology Meets TSMC 90 Nanometer eDRAM Process Standards
- SMIC and Magma Announce Availability of Enhanced Reference Flow for SMIC's 90-Nanometer Low-Power Process
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |