BitSim releases BADGER, a HW Reference platform to evaluate, develop and demonstrate solutions for Displays in Embedded Systems
December 21, 2006 -- Today BitSim releases BADGER - a HW Reference platform to evaluate, develop and demonstrate solutions for Displays in Embedded Systems. BADGER can handle multiple video streams and provides Hardware Acceleration for text and 2D Graphics. Text, symbols and menus can be overlaid on the video windows. Graphic content can be stored as compressed data on the board. The BADGER platform includes a PCB and BADGE with SW.
BADGE - BitSim Accelerated Display Graphics Engine, is an Graphic Controller IP.
BADGER provides a easy path for a user to build a graphical systems in a wide range of applications from cost effective solutions in Automotive solutions as well as High performance displays in Medical and Industrial Applications.
BADGER is capable of running both Linux and WinCE and is delivered together with the BADGE API.
|
Related News
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- BitSim Demonstrates an Embedded Vision Platform
- PRO DESIGN Releases Embedded Processing Platform for FPGA based SoC and IP Prototyping
- CoWare Releases Renesas' SH-4A Core Model and Reference Virtual Platform for Automotive, Consumer and Wireless Designs
- CEVA Collaborates with Tessera to Demonstrate Embedded Image Enhancement Technologies on MM2000 Portable Multimedia Platform
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |