7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Array Electronics's DDR SDRAM Controller XS receives Xilinx AllianceCORE product certification
Dec 21, 2006 -- Array Electronics, one of the leading european suppliers of Intellectual Property (IP) cores for the programmable logic market, has received AllianceCORE product certification from Xilinx for its DDR SDRAM Controller XS core, the flagship product of the family of DRAM memory controller IP cores of the company.
About the Xilinx AllianceCORE ProgramThe AllianceCORE program, initiated and controlled by Xilinx, Inc., provides a showcase for the most popular IP cores for Xilinx field programmable logic devices (FPGA) offered by third-party vendors. Product certification is solely performed by Xilinx and includes verification of a core's implementation flow and results, ensuring repeatable and successful deployment in customer designs. AllianceCORE products are solely developed, sold and supported by the IP core vendor.
|
Related News
- Gennum's Snowbush IP Group Receives SATA-IO Certification Revision 3.0 at 6Gb/s
- Synopsys' DesignWare SuperSpeed USB 3.0 xHCI Host Controller IP Receives USB-IF Certification
- Renesas Electronics Receives USB-IF Certification for its Second Generation USB 3.0 Host Controller and USB 3.0 IP Core
- Denali Software DDR SDRAM Controller IP and PHY Solution Integrated into STMicroelectronics' SPEAr Family of Microprocessors
- Nivus GmbH uses Array Electronics Multi-Port SDRAM Controller IP in its new NivuSonic ultrasonic measurement device
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |