Commentary: ESL success demands outsourcing
Bryn Parry and Christopher Lennard, ARM
(01/05/2007 2:40 PM EST), EE Times
Job applications are up on corporate websites: seeking engineer with C++ / SystemC experience, knowledge of the hardware development process, experience in system verification, 3 to 5 years experience in system-on-chip design, understanding of OS porting issues a plus. Critical position, starts immediately!
It's just a call for an electronic system level (ESL) engineer, but the phone stays silent. Why? In 2000, ESL became the "next big thing" for business and universities, but the lack of sufficiently qualified engineering is still throttling the up-take of system-level design.
In 2007, the intellectual property (IP) and EDA industry businesses that have invested in ESL need to take a hard and practical look at themselves. Theoretically, it is obvious how system-level design can improve product quality and time to market by enabling fast simulation platforms and early design exploration. Practically, it is a much different story.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset