GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
Xilinx and Apical Announce High Performance Video Enhancement IP for 1080p High Definition Displays
New Intellectual Property Core Leverages Key Capabilities of Cost-Effective Spartan-3 Platform
LAS VEGAS -- Jan. 8, 2007 -- At the Consumer Electronics Show (CES) today, Xilinx, Inc, the world's leading programmable logic supplier, and Apical, a leading provider of advanced image processing solutions, unveiled the Iridix v6 video enhancement core optimized for the Xilinx Spartan(TM)-3 platform. The solution improves display video quality and supports emerging higher definition 1080p displays while using only 20 percent more FPGA resources than the Iridix v5 768p core. Xilinx is showcasing the solution at this week's CES January 8-12, South Hall, Booth #35580 in the Las Vegas Convention Center.
The solution comprises unique human perception-based pixel-by-pixel dynamic range compression, fine pixel/edge preservation and color correction algorithms to result in superior picture quality as viewed by the end customer. The IP Core leverages the distinctive embedded multipliers and substantial Block Ram (BRAM) resources of the Spartan-3 family of FPGAs, essential to enable many high end video processing algorithms. The FPGA and IP solution complements existing video processing ASSPs in the marketplace to provide best in class display picture quality.
"The Iridix v6 core provides breakthrough video enhancement algorithms to substantially improve the video quality of emerging 1080p HD displays," said Michael Tusch, CEO at Apical. "The flexibility and performance of the cost effective Spartan-3 family provided the perfect platform to enable high volume high quality high definition displays."
"Xilinx is well positioned to meet evolving display manufacturer requirements to deliver unique, highly competitive display models under constant pressure, while meeting stringent time-to-market requirements," said Christophe Chene, senior marketing director of the General Products Division at Xilinx.
Availability
The Iridix v6 core is available now. Contact Apical at http://www.apical-imaging.com/ for more information.
About Apical
Apical specialises in the development and implementation of novel image processing technology based on research into the human visual system. For more information, visit http://www.apical-imaging.com.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit http://www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Aptina Announces Native 1080p System on Chip Solution for High Definition Video Imaging Applications
- ZiiLABS Selects High Performance Video DAC from S3 Group for High Definition TV Output
- Xilinx Simplifies Serial Digital Interface Development for High Performance Professional Broadcast Audio and Video Systems
- Realtek Multimedia Chip is First to Enable Full 1080p High-Definition DivX(R) Video on Media Box and Set-Top-Box Applications
- New SonicsSX SMART Interconnect Solution Solves Memory Performance Problem for High Quality, High Definition Video SoCs
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |