Xilinx Showcases Handset Demonstration Platform With TI OMAP Processor Compatibility
Leading Converged, High-end Handset Processor Now Supported on Industry's First Programmable Handset Demonstration Platform
LAS VEGAS -- Jan. 8, 2007 -- At the Consumer Electronics Show (CES) today, Xilinx, Inc. (Nasdaq: XLNX), the world's leading programmable logic supplier, demonstrated its latest CoolRunner(TM)-II CPLD enabled handset demonstration platform with TI OMAP compatibility. The TI OMAP processor is the industry's leading wireless application processor with 69 percent market share in 2005, according to research firm Forward Concepts. The new platform clearly demonstrates the advantages of programmable logic for today's leading handset manufacturers, enabling the launch of new features into the market much faster than fixed design approaches, while simultaneously attaining lower power, size, and cost goals. The demonstration, offering new interface capabilities to GPS, Mobile TV, WiFi and CE-ATA drives, can be viewed by appointment at this week's CES in Xilinx meeting room #35580, South Hall at the Las Vegas Convention Center.
According to ABI Research, applications such as music downloads, web browsing, email, and GPS navigation will drive the market for smart phone handsets from 50M in 2005 to over 250M in 2009, a CAGR of 49 percent. Xilinx programmable solutions offer handset manufacturers with the needed flexibility to respond to the pressures of faster time-to-market and shorter product life cycles.
"The low power, small size, and flexibility of the CoolRunner-II CPLD family enables Xilinx to offer a compelling solution in the fast evolving smart handset market," said David Loftus, vice president and general manager, CPLD Division at Xilinx. "Adding support for the industry-leading TI OMAP design processor to our handset demonstration platform further strengthens our value proposition."
About Xilinx CoolRunner-II CPLDs
Xilinx CoolRunner-II CPLDs provide the high performance and low cost advantages of a programmable logic device without the typical price premium normally associated with low power devices. Available in densities ranging from 32 to 512 macrocells, the CoolRunner-II family achieves system performance up to 385 MHz and pin-to-pin delays as fast as 3.0ns while providing a standby current as low as 12 microamps (<12uA) .- an industry first.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit http://www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Aplix Deploys JBlend(TM) in the First Commercial Handset Using TI's OMAP(TM) 2 Processor
- Xilinx Targets Fast-Moving, Multi-Function Smart Handset Market With Industry's First Programmable Demonstration Platform
- Xilinx Real-Time Video Engine features OmniTek Multi-channel Video Processor IP and OmniTek Zynq-based Video Development Platform
- EVE's Hardware-Assisted Verification Platform Accelerates Embedded Software Development for Texas Instruments' OMAP 5 Platform
- TI's OMAP platform powers Windows 8 tablets with advanced visual and computing capabilities
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |